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1.1 Background  
Three-dimensional (3-D) system integration is believed to be a promising technology and 
has gained tremendous momentum in the semiconductor industry recently. The concept 
of 3-D integrated circuits is shown in Figure 1. In 3-D ICs, multiple dies are stacked, and 
vertical interconnections between dies are realized by through-silicon vias (TSVs). These 
TSVs are the core technology that replace long interconnects in 2-D ICs with short 
vertical interconnects. The shortened wire can result in low wire delay, less parasitic 
effects and higher clock frequency [1-3] than 2-D ICs, thereby improving the overall 
system performance. In addition, it is possible with 3-D heterogeneous integration to 
stack different functional modules, including memory, MEMS, antenna, RF, 
analog/digital blocks into a package. Among all the components in the 3-D system as 
shown in Figure 1, the silicon interposer with TSVs and redistribution layer (RDL) traces 
is a key enabler and thus needs to be carefully designed to achieve optimal system 
performance [4].  As a result, the fast and reliable simulation of the interconnections in 
the silicon interposer is a necessity to speed up the design cycle time, while maintaining 
accuracy of the results.  
1.2 Motivation  
The silicon interposer is expected to have high input/output counts, fine wiring lines and 
many TSVs. Modeling and design of the silicon interposer can be challenging due to the 
following reasons: (1) Silicon substrate is not an ideal medium for signal transmission 
since the interconnections and TSVs are exposed to additional losses due to leakage. (2) 
TSVs are multi-scale structures with oxide thickness less than one micron and aspect 
 2 
ratio of 1:20 or higher. (3) Hundreds of interconnects routed with fine pitch on silicon 
substrates will cause enhanced coupling between signal lines, which can introduce 
distortion. (4) The insulating oxide layer around TSVs and below the RDL traces also 
influence the characteristics of interconnections, causing frequency-dependent parasitic 
effects. (5) The resistance and conductance of TSVs is temperature dependent because of 
the temperature-dependent conductivity [5]. Moreover, TSVs connected to multiple long 
RDL transmission lines will lead to frequent signal-via transitions in the silicon 
interposer, which results in combined signal and power integrity issues. As a result, 
modeling the interconnect response of high-density signal paths with TSVs in the silicon 
interposer is becoming a critical task. 
 
Figure 1. Silicon interposer with TSVs and RDL traces in 3-D systems. 
1.3 Contributions 
  This dissertation mainly focuses on developing an efficient modeling approach for 
silicon interposers in 3-D systems. The contributions of the research are listed as follows: 
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1. The investigation of the coupling effects in large TSV arrays. The importance of 
coupling between TSVs for low resistivity silicon substrates is quantified both in 
frequency and time domains. This has been compared with high resistivity silicon 
substrates. The comparison between the two indicates the importance of jitter and voltage 
analysis in TSV arrays for low resistivity silicon substrates due to enhanced coupling. 
2. The development of an electromagnetic modeling approach for non-uniform TSVs. To 
model the complex TSV structures, an approach for modeling conical TSVs is proposed 
first. Later a hybrid modeling method which combines the conical TSV modeling method 
and cylindrical modeling method is proposed to model the non-uniform TSV structures. 
3. The development of a hybrid modeling approach for power delivery networks (PDN) 
with through-silicon vias (TSVs). The proposed approach extends multi-layer finite 
difference method (M-FDM) to include TSVs by extracting their parasitic behavior using 
an integral equation based solver. Using the proposed modeling technique the 
power/signal integrity of the PDN with TSVs/through-glass vias (TGVs) in lossy silicon 
interposers and low loss glass interposers is investigated and compared. 
4.  The development of an efficient approach for modeling signal paths with TSVs in 
silicon interposers. The proposed method utilizes the 3-D finite-difference frequency-
domain (FDFD) method to model the redistribution layer (RDL) transmission lines. A 
new formulation on incorporating multiport networks into the 3-D FDFD formulation is 
presented to include the parasitic effects of TSV arrays in the system matrix. 
5.  The development of a 3-D FDFD non-conformal domain decomposition method 
(DDM). The proposed method allows modeling individual domains independently using 
the FDFD method with non-matching meshing grids at interfaces. This non-conformal 
DDM is used to model interconnections in silicon interposers. 
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1.4 Organization of the Dissertation 
This dissertation consists of nine chapters. In Chapter 1, the background and motivation, 
contributions, and the organization of this dissertation are introduced. In Chapter 2, the 
research problem to be addressed and prior arts that have been developed are 
investigated. In Chapter 3, the coupling effects in large TSV arrays are investigated, and 
the coupling effects in low resistivity and high resistivity silicon substrates are compared.  
In Chapter 4, a modeling approach for non-uniform TSVs is proposed. In Chapter 5, a 
modeling approach for the power delivery network with TSVs is proposed and the 
simultaneous switching noise (SSN) in silicon and glass interposers are analyzed. In 
Chapter 6, an efficient approach for modeling the signal paths with TSVs in silicon 
interposers is presented, this approach uses finite-difference frequency domain (FDFD) 
technique coupled with an integral equation based method where the latter is applied to 
TSVs. In Chapter 7, the 3-D FDFD non-conformal domain decomposition method is 
proposed and used to model the interconnections in silicon interposers. Chapter 8 
presents the possible future work. Finally, the conclusion and summary of the research 




ORIGIN AND HISTORY OF THE PROBLEM 
2.1 Introduction 
To design high-speed signal paths with TSVs in silicon interposers and perform 
signal/power integrity analysis for 3-D systems, the electrical model of TSVs must be 
obtained using design parameters such as material and geometric information. Then, this 
electrical model can be used to obtain overall system performance. Therefore, many 
approaches have been proposed for modeling and analysis of TSVs. In this chapter, the 
prior research for electrical modeling of TSVs is introduced.  
2.2 Lumped Element based TSV Modeling 
Figure 2 shows a typical structure of TSVs [6]. The conductor core of TSV usually is 
made of copper or tungsten. A thin oxide liner layer is deposited around the conductor.  
For the lumped element based TSV modeling, an equivalent circuit model can be 
constructed from physical intuition using an RLCG  element [7]. The model contains 
series resistance and inductance of copper conductors, shunt oxide capacitance, and shunt 
silicon admittance. The value of each component is found by tuning the circuit element to 
fit its frequency response with measurement data using the parameter optimization 
method. Since this model is not tied to the geometrical and physical parameters of TSVs, 
several approaches are presented to obtain the closed-form formulae for the RLCG  
elements in the equivalent circuit model [7-11]. The  -type equivalent circuit is shown 
in Figure 3, where R  and L  denote the per-unit-length (p.u.l.) resistance and inductance 
of the TSV, oxC  denotes the p.u.l. capacitance due to the oxide liner, and siC  and siG  
denote the p.u.l. capacitance and conductance of the silicon substrate. However, these 
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resistance-inductance models were not rigorously derived and did not consider the non-
uniform current distribution in TSV conductor caused by adjacent TSVs, therefore it can 
not capture all the semiconductor effects. This equivalent circuit model was again 
investigated in [12], where rigorous closed-form formulae for the resistance and 
inductance of TSVs are derived from the magneto-quasi-static theory with a Fourier-
Bessel expansion approach. This equivalent-circuit model can capture the important 
parasitic effects of TSVs, including skin effect, proximity effect and lossy silicon effects. 
It can generate accurate results comparable to 3-D full-wave solvers. The equivalent 
circuit model is extended in [13] to consider all the parasitic components of the TSV, 
where a scalable electrical model of TSVs including bump and RDL traces was proposed. 
Although lumped element modeling can provide reasonable good results for the insertion 
loss, it becomes difficult to extend this method to model large TSV arrays since the 
current distribution in one TSV conductor will be affected by all the other adjacent TSVs 
and becomes non-uniform in high-density TSV arrays, it is difficult to use analytical 
equations to accurately account for the complex current distribution in TSVs and capture 
all the coupling effects between TSVs. Hence a full wave analysis method is required that 
is scalable to multiple TSVs as in arrays. Because of the multi-scale dimensions of TSVs 
(oxide thickness and aspect ratio), this becomes a very challenging task and is a major 







Figure 2. Typical TSV structure (a) Cross-section SEM image of TSVs (b) cross-





Figure 3.  A signal-ground TSV pair (a) Cross-section view (b)  type equivalent 
circuit model 
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2.3 Electromagnetic Modeling of TSVs 
To address the problem of modeling large TSV arrays, a modeling method based on 
solving Maxwell’s equations in integral form is proposed in [14-16]. In this approach, 
specialized basis functions which approximate the current and charge in the TSVs are 
derived. Using these basis functions, the electrical response of the structure can be 
extracted by solving Maxwell’s equations. The modeling flow is shown in Figure 4. This 
proposed method can generate equivalent RLCG  parameters of TSVs that represent the 
following parasitic elements. 
(1) Conductor series resistance and inductance: This represents the loss and inductive 
coupling in copper conductors, which are due to the volume current density distribution. 
The conductor series impedance can be extracted by solving the electric field integral 
equation (EFIE) with cylindrical conduction mode basis functions (CMBFs) [14]. 
(2) Substrate parallel conductance and capacitance: This represents the loss and 
capacitive coupling between conductor and insulator surfaces, which is produced by the 
surface charge density distribution on the conductor and dielectric surfaces. The parallel 
admittance can be extracted by solving the scalar potential integral equation (SPIE) with 
cylindrical accumulation mode basis functions (AMBFs).  The conductance terms can be 









   
(1)  
where si is the dielectric constant, si is the conductivity of silicon and tan is the 
intrinsic loss tangent. 
(3) Excess capacitance in oxide liner: This represents the effect of the insulator between 
conductor and silicon substrate, which originates from polarization current in the 
insulator. The new basis functions, called polarization mode basis functions (PMBFs), 
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[15] are proposed to capture the polarization current density distribution. The excess 
capacitance is extracted by solving EFIE with PMBFs. 
 
Figure 4. Modeling procedure for 22  TSV arrays [16]. 
  All of these elements can capture the non-uniform effect of charge and current 
distribution in the TSVs, which depends on the proximity of the neighboring TSV 
interconnections. As illustrated in Figure 4, the extracted individual elements are 
combined to generate the complete equivalent circuit model of the entire TSV structure. 
A major challenge in modeling TSVs arises from the multi-scale dimensions of TSV 
structure due to the thin oxide thickness, aspect ratio and the need for modeling multiple 
TSVs.  Using the specialized basis functions described above eliminates the need for 
meshing the structure and therefore is computationally less expensive and memory 
efficient. 
2.4  MOS Capacitance in TSVs 
To obtain a rigorous model of TSVs, the voltage-dependent MOS capacitance of TSVs 
should be considered. The TSV shown in Figure 5(a) consists of a cylindrical conductor 
surrounded by an oxide liner embedded in a silicon substrate, which is a cylindrical 
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metal-oxide-semiconductor (MOS) structure. Such a TSV under bias condition exhibits a 
capacitance behavior similar to a planar MOS capacitor [18]. Figure 5(b) shows a typical 
capacitance ( gC ) plot with change in the gate voltage ( gV ) for a planar MOS capacitor. 
As shown in Figure 5(b), at high gate voltage the MOS capacitance has three 





Figure 5. (a) Schematic cross section of a TSV biased in the depletion region (b) 
Capacitance-voltage plot for a planar MOS capacitor. 
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  The first analytical model of the MOS capacitance effect is proposed in [19]. This 
analysis is performed by analytically solving Poisson’s equation assuming full depletion 
approximation (FDA). The FDA simplifies the analysis by assuming that the depletion 
region (formed in the semiconductor) is fully depleted (i.e. there are no mobile charge 
carriers in the depletion region).  
  The full depletion approximation enables a simple analysis but it does not provide the 
most accurate result. A more accurate electrical model of a TSV is presented in [20]. This 
method performs exact analysis by solving Poisson’s equation numerically in cylindrical 
coordinate using the Runge-Kutta method [21].  
2.5 Modeling of RDL traces on silicon interposer 
  In the silicon interposer, signal paths often consist of TSVs and RDL transmission lines. 
When designing the signal paths with TSVs in a silicon interposer, the RDL is an 
essential component that should be considered with the TSV. Therefore, modeling and 
analysis of RDLs is also important for 3D system design. An analytical model for a RDL 
is proposed in [13]. In this approach, RDL traces are modeled using analytical equations. 
A RDL structure on a dielectric layer with structure parameters is shown in Figure 6 and 
the proposed equivalent circuit model is shown in Figure 7.  An electrical model of the 
signal paths in the silicon interposer can be obtained by combing this analytical model of 
RDLs with the analytical model of TSVs discussed in the previous section. However, this 
model is mostly analytical and limited to a few interconnects. Efficient approaches for 




Figure 6. RDL structure on dielectric layer with its structure parameters 
 
 
Figure 7.  The equivalent circuit model of the RDL traces. 
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2.6 Technical Focus of This Dissertation 
The investigation of the prior arts for TSV modeling provides the understanding of the 
advantages and limitations of existing modeling techniques.  With the evolution of 3-D 
integration, efficient modeling tools are needed to facilitate 3-D IC designs. The technical 
focus of this dissertation is summarized as follows: 
1. The investigation of the coupling effects in large TSV arrays. The importance of 
coupling in large TSV arrays is quantified in both time domain and frequency domain. 
2. The development of a modeling approach for non-uniform TSVs 
3. The development of a hybrid modeling approach for a power delivery network with 
TSVs. 
4. The development of an efficient approach for modeling signal paths with TSVs in 
silicon interposers. 
5. The development of the 3-D FDFD non-conformal domain decomposition method and 
its application for modeling interconnections in silicon interposers.  
2.7 Summary 
This chapter introduces the origin and history of the research. It reviews previous 
modeling approaches for the interconnections in silicon interposer. Several lumped 
TSV/RDL modeling approaches are briefly introduced and later an electromagnetic 
modeling approach for TSVs arrays is investigated. The advantages and limitations of 
these previous modeling approaches are also provided.  The limitations of existing 
modeling approaches for the interconnections in silicon interposer motivate the technique 
research in this dissertation.     
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CHAPTER 3 
COUPLING ANALYSIS OF LARGE TSV ARRAYS USING 
SPECIALIZED BASIS FUNCTIONS 
3.1 Introduction  
A TSV pair with dimensions is shown in Figure 8. Unlike vias in packages and PCBs, 
TSVs are embedded in a lossy silicon substrate and surrounded by a thin oxide liner. 
Therefore, the TSV-to-TSV coupling path will include the TSV conductor, oxide liner, 
and silicon substrate, which is more complicated and significant than traditional wire 
coupling [22]. The coupling of the TSV pair shown in Figure 8 is examined and Figure 
10(a) shows the coupling S-parameter of this TSV pair. We use this TSV pair to perform 
transient simulation and obtain the coupled noise at the victim TSV.  The configuration 
of the transient simulation is shown in Figure 9 and the simulation results show that the 
coupled noise can reach up to 150mV, which can not be neglected, as shown in Figure 
10(b).   
 
Figure 8. TSV pair with dimensions 
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Figure 9. Transient simulation setup for TSV pair. 

























(a)                                                                (b) 
Figure 10. (a) Coupling for TSV pair, (b) Coupled noise obtained at TSV-2. 
Because of the high integration density of interconnections in 3D stacked ICs, a large 
number of TSVs need to be used in the silicon interposer package. The coupling between 
TSVs in TSV arrays become more complicated since one victim TSV is surrounded by 
many aggressor TSVs, therefore, it is very difficult to estimate the coupling in large TSV 
arrays. This chapter focuses on analyzing TSV arrays and provides details on the 
coupling effects in large TSV arrays [23, 24]. 
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3.2 TSV Modeling With Cylindrical Modal Basis Functions 
  This section describes the TSV modeling method used in TSV array coupling analysis. 
This method can generate equivalent RLCG  parameters of TSVs by classifying TSV 
structures into the following three parts: (1) Conductor series resistance and inductance: 
this represents the resistive loss and inductive coupling of the copper conductor, which 
can be extracted by using the electric field integral equation (EFIE) [3] with cylindrical 
conduction mode basis functions (CMBFs) [4], (2) Substrate parallel conductance and 
capacitance: this represents the resistive loss and capacitive coupling in the substrate, 
which can be extracted by using the scalar potential integral equation (SPIE) with 
cylindrical accumulation mode basis functions (AMBFs) [5], (3) Oxide liner excess 
capacitance, this represents the capacitive coupling between the conductor and substrate, 
which can be extracted by using the EFIE with new basis functions called polarization 
mode basis functions (PMBFs). 
Since the details of the modeling are discussed in previous work [2], we briefly describe 
the three parts of the extraction procedure using different basis functions. 
3.2.1 Conductor Series Resistance and Inductance Extraction 
























),(),(   (3)  
where ),( rw jnq is the basis function in conductor segment j with order n and orientation 
q. 
After inserting the approximation (3) into the current density term in (2) and applying the 
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In the above equations, dmi ,, represent the index of the inductive cell, the order of 
CMBF and the orientation of CMBF, respectively. ),( iimd rw  is the cylindrical CMBF 
with the  (i, m, d)-th order. 
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3.2.2 Substrate Parallel Conductance and Capacitance Calculation 
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Here, dmk ,, represent the index of the conductor number, modal order and orientation, 
respectively. DC qkmdP
,
ln, is the partial potential coefficient between the ),,( dmk -th and 
q)n,l,( -th order modes. The superscripts C and D represent the conductor surface and 
insulator surface of the TSV, respectively. 
3.2.3 Oxide Liner Excess Capacitance Extraction 


























Using a similar process as for inductance and resistance extraction, the following 
equation (10) can be deduced from (9), expressed as 



















































Here, dmk ,, also represent the index of conductor number, modal order and orientation 
respectively.  
Equations (5), (8), and (10) can be combined into a large matrix equation, which relates 
the terminal currents and nodal voltages to the modal circuit elements consisting of the 
conductor R-L elements, the parallel conductance and capacitance in the substrate, and 
the excess capacitance in the oxide liner. Since this TSV modeling method uses a small 
number of global modal basis functions, it is more efficient than the full wave 
commercial EM solvers available and has been correlated with other results in [16]. 
Moreover, since this method is scalable, it can be easily extended to arrays of TSVs. In 
the following section, the TSV modeling method described is used to obtain the model 
for a large TSV array, which has then been used for coupling analysis in this chapter. 
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3.3 Characteristics of Coupled Waveform in TSV Array  
The flow of the proposed transient coupling analysis approach is shown in Figure 11. 
This method starts by obtaining a TSV array frequency domain model. Once the model is 
obtained, it is converted to a Spice sub-circuit model which can be used for time domain 
simulation in Hpsice. This is done using Idem [25] which enables the development of a 
macromodel by preserving passivity and causality. After generating the Spice sub-circuit 
model, the effects of waveform coupling in the TSV array can be obtained by performing 
time domain simulation. All transient simulations are performed using Hspice. 
 
Figure 11. Modeling flow for coupled TSV analysis. 
  The structure for TSV coupling analysis is shown in Figure 12. To perform coupling 
analysis, a TSV array model is first generated using the integral equation based TSV 
modeling method described in Section 3.2 [16]. In this example, we generate a 55 TSV 
array model of the structure shown in Figure 12. The dielectric constants of silicon and 
silicon dioxide used were 11.9 and 3.9, respectively. The copper conductivity used is 
mS /108.5 7 . The TSV diameter, substrate thickness and oxide thickness are 20 m , 
200 m and 0.1 m , respectively. Before performing the transient analysis, the S-
parameter model of the TSV arrays obtained using the modeling approach is examined. 
Step 1: Generate TSV array model using 
the integral equation based TSV modeling 
method described in Section 3.2. 
Step 2: Convert the TSV array model to a 
Spice sub-circuit model using Idem for time 
domain simulation. 
 
Step 3: Excite a pulse waveform at the 
“aggressor TSV” and observe the coupled 






Figure 12. 55 TSV array structure. 
The coupling between TSV-1 and other TSVs (TSV-2, TSV-3, TSV-5, TSV-25) is shown 
in Figure 13. The frequency range is from 1000 Hz to 10 GHz. It can be seen that the 
isolation is high and the coupling has a sharp slope at low frequency. As frequency 
further increases, it shows a positive ramp, indicating that the coupling increases with 
frequency.   
 The insertion loss of TSV-1 is shown in Figure 14. It illustrates that there is significant 
signal loss and the insertion loss increases rapidly to 1.1 dB at 1 GHz. The sharp slope of 
the insertion loss at low frequency is due to the small oxide liner thickness resulting in a 
larger oxide capacitance, which provides a leakage path to the silicon substrate [26]. As 
frequency increases, the insertion loss shows a negative slope, indicating the signal loss 
increases with frequency.  





































Freq  (GHz)  
Figure 13. Coupling between different TSV pairs. 
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Figure 14. Insertion loss of TSV-1. 
The structure for TSV coupling analysis is the same as shown in Figure 12. The 
configuration of TSVs in the coupling analysis is shown in Figure 15. In the TSV array, 
TSV-1 is defined as “aggressor TSV”, which is excited with one pulse with 2 V 
magnitude and 10 ns width. The pulse rise and fall times are both 0.1 ns. All the other 
TSVs other than ground TSVs in the array are defined as “victim TSVs”, which are 














Figure 15. Configuration of TSVs in coupling analysis. 
Three different test cases are simulated and compared: (a) silicon substrate conductivity 
is 10 S/m and no ground TSV is used; (b) silicon substrate conductivity is changed to 
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0.01 S/m and no ground TSV is used; (c) silicon substrate conductivity is 10 S/m and 
ground TSVs are used, as shown in Figure 16. 
 
Figure 16. Positions of the ground TSVs in Case (c). 
In Case (a), TSV-2, TSV-7 and TSV-25 are selected to observe the coupled waveform 
from aggressor TSV-1. The coupled waveform results are shown in Figure 17. As can be 
observed from Figure 17, with substrate conductivity of 10 S/m, the peak amplitudes of 
the coupled waveform at TSV-2, TSV-7 and TSV-25 are 95 mV, 35 mV and 7 mV, 
respectively. The coupling is more obvious at the adjacent TSVs (TSV-2 and TSV-7) of 
the aggressor TSV-1 due to shorter distance. Most importantly, it is observed that all 
these coupled waveforms have a very long tail, and the farther the TSV from the 
aggressor TSV-1, the longer is the tail. Hence, the time constant of the coupled waveform 
increases with the distance to the “aggressor TSV” which is due to the conductive and 
capacitive nature of silicon. The long tail of the coupled waveforms can have a 
detrimental effect on the signal integrity of the silicon interposer, since the effect of 
coupled noise is present on the coupled TSV for an extended period of time. Such an 
effect will never be seen in low loss dielectrics such as in organic/ceramic packages or 
printed circuit boards.  
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Case (b) is simulated to observe the coupling effects of TSVs in high resistivity substrate. 
As is well known, a high resistivity silicon substrate behaves like a low loss dielectric. 
The coupled waveforms at TSV-2, TSV-7 and TSV-25 are shown in Figure 18. As can be 
seen from Figure 18, the long tail of the coupled waveform disappears and the amplitude 
of the waveform is also smaller as compared to Case (a) when silicon conductivity was 
10 S/m. The comparison of the peak amplitude of the coupled waveforms is shown in 
Table 1. From our preliminary simulation results, we can see that the high resistivity 
substrate is better for reducing the coupling between TSVs in the TSV array structure. 
This conclusion is validated in Section 3.4. However, a low resistivity silicon substrate is 
preferred from a manufacturing standpoint due to existing manufacturing infrastructure 
and lower cost. Hence, methods to reduce this coupling are required. 


























Figure 17. Coupling waveform with substrate conductivity of 10S/m 
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Figure 18. Coupling waveforms with substrate conductivity of 0.01 S/m. 
Table 1: Comparison of peak amplitude of “victim TSVs” waveform with different 
silicon substrate 
Silicon substrate TSV-2 TSV-7 TSV-25 
Conductivity: 10 S/m 94 mV 35 mV 7 mV 
Conductivity: 0.01 S/m 22 mV 11 mV 3 mV 
 
In Case (c), ground TSVs, as shown in Figure 16, are included and the silicon 
conductivity is set to be 10 S/m. It is simulated to observe the effects of ground TSVs on 
the coupled waveform. Figure 19 shows the comparison of the coupled waveform at 
TSV-13 with and without ground TSVs. It shows that when there is no ground TSV in 
the TSV array, the coupled waveform at TSV-13 has a spike, which can distort the signal 
when the signal is switching. However, with ground TSVs used, the spike disappears and 
the crosstalk becomes a smoother waveform, as shown in Figure 19. This is due to the 
ground TSVs providing shielding that can reduce the coupling between TSVs, as shown 
in Figure 20. However, even with shielding a long residual waveform in the time domain 
exist on TSV-13 which has considerable amplitude. This effect is unique to TSV arrays 
due to the presence of the silicon substrate, which is caused by the slow wave mode, 
resulting in a magnetic field that penetrates the silicon substrate through the shielding 
conductor. It has been concluded in the past that three modes exist for a microstrip line 
on Si-SiO2 double-layer system [27] as shown in Figure 21. Three modes are separated 
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based on the frequency, thickness of SiO2 layer and Si substrate and silicon conductivity. 
1) When the product of the frequency and resistivity of the Si-substrate is large enough to 
produce a small dielectric loss angle, the silicon substrate act as a dielectric, which is 
quasi-TEM mode. 2) When the product of the frequency and substrate conductivity is 
large enough to yield a small depth of penetration into silicon, the silicon substrate act as 
a conductor wall, which is skin effect mode. 3) When the frequency is not so high and the 
resistivity is moderate, the slow wave mode occurs.  TSVs have a similar structure to Si-
SiO2 system and these three modes also exist in TSV structure [28]. A TSV pair is 
simulated in CST Microwave Studio [29] to investigate the three modes in TSVs. The 
conductivity of the silicon substrate is first set at mS /01.0  and the electric field and 
magnetic field distribution at 0.5 GHz in silicon substrate are obtained as shown in Figure 
22. Both electric field and magnetic field penetrates the silicon substrate indicates the 
TSV pair in the quasi-TEM mode.  The conductivity of the silicon substrate is then set at 
mSe /78.5 . There is almost no electric field and magnetic field in the silicon 
substrate as shown in Figure 23, which indicate that the TSV pair in the skin effect mode. 
Later, the conductivity of the silicon substrate is set at mS /10 . The electric field and 
magnetic field at 0.5GHz in silicon substrate are obtained as shown in Figure 24. Intrinsic 
impedance is calculated using the simulated electric and magnetic field values. The low 
intrinsic impedance of  2.58
H
E
 indicates the electrical field partially penetrates 
the silicon substrate and verifies that the slow wave mode exists in the TSV pair.  
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Figure 19. Coupling waveform with substrate conductivity of 10 S/m and ground  
TSVs. 
 
Figure 20. Coupling S-parameter between TSV-1 and TSV-13 with and without 
ground TSVs. 
 













Figure 24. Slow wave mode (a) Electric field distribution, (b) Magnetic field 
distribution.  
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3.4 Eye Diagram Analysis of TSV Arrays  
In this section, the eye diagram analysis of the TSV array structure is simulated. The TSV 
array structure used to obtain the eye diagrams is the same as in Figure 12. The same 
three test cases (a) (b) (c) as in Section 3.3 are used for simulation. In the eye diagram 
analysis, all the TSVs other than ground TSVs are defined as “signal TSVs”. As shown in 
Figure 25, each signal TSV is connected with a 50 Ohm resistor and random bit 
generator. The random bit generators transmit different random bit sequences to the input 













Figure 25. Configuration of "Signal TSV" and "Ground TSV" in the TSV array for 
eye diagram analysis. 
The simulated eye diagrams of TSV-1 and TSV-13 for case (a), (b) and (c) are shown in 
Figure 26, Figure 27, and Figure 28, respectively. The eye height and jitter of TSV-1 and 
TSV-13 for three cases are also simulated and summarized in Table 2.  
Table 2. Eye height and jitter in case (a), (b) and (c) 
Cases Eye height (V) Jitter (ps) 
Case (a) 
TSV-1 2.01 7.18 
TSV-13 1.8 8.64 
Case (b) 
TSV-1 2.49  7.17 
TSV-13 2.49 7.93 
Case (c) 
TSV-1 2.01 3.55 




Case a: Since the low resistivity substrate is used, the increased coupling and long tail of 
the coupled noise (Figure 17) will deteriorate the signal transmitted, which change the 
rise/fall times and amplitude of the signals, similar to pulse deterioration due to inter 
symbol interference (ISI). Therefore the coupling and long tail of the coupled noise 
causes variability in the eye height and increases jitter for TSV-1 and 13, as shown in 
Figure 26. 
  
                                 (a)                                                                 (b) 
Figure 26. Eye diagram of (a) TSV-1 (b) TSV-13 (substrate conductivity: 10 S/m). 
Case b: As shown in Figure 27, for high resistivity substrates, since the coupled noise has 
narrow width with low peak amplitude, the coupled noise has less effect on rise/fall times 
and amplitude of the signals transmitted. Therefore there is no variability in the eye 
height between TSV-1 and 13. 
 
                                  (a)                                                                 (b) 
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Figure 27. Eye diagram of (a) TSV-1 (b) TSV-13 (substrate conductivity: 0.01 S/m). 
Case c: The ground TSVs are used in the TSV array. The number of signal channels is 
reduced to 11 as a result of surrounding the signal TSVs with ground connections. There 
is no spike exists in the coupled waveform when multiple ground TSVs are included as 
shown in Figure 23, therefore the coupled waveform in case (c) has little impact on the 
rise/fall times of the signals. As a result, the jitter is reduced by 4ps compared to case (a) 
and (b) as shown in Figure 26. With shielding using ground TSVs, though the jitter can 
be reduced, as shown in Figure 28, there is still a long tail of the coupled waveform 
which will affect the amplitudes of the signals. Therefore the variability still exists in the 
eye height between TSV-1 and 13. 
  
                                    (a)                                                                   (b) 
Figure 28. Eye diagram of (a) TSV-1 (b) TSV-13 (substrate conductivity: 10 S/m). 
 
As can be seen from the results comparison in Figure 26-Figure 28, without using ground 
TSVs, there is overshoot in the eye diagrams for case (a) and (b), which is caused by the 
spike in the coupled waveform. 
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3.5 Summary 
The TSV modeling approach using global cylindrical modal basis functions is briefly 
described in this chapter. This modeling approach classifies the multi-scale TSV structure 
into three parts: (a) Resistance and inductance extraction. (b) Substrate capacitance and 
conductance extraction, (c) Oxide capacitance extraction. Since only a small number of 
global basis functions are used, it can model large TSV arrays. The CPU time comparison 
using this approach and the commercial full-wave solver CST Microwave Studio [29] are 
compared in [16] and shown in Table 3. 
Table 3. CPU time Comparison of the CST and proposed method 
 CST (sec.) Proposed method (sec.) Number of freq. point 
Three TSVs 8608 773 50 
Four TSVs 10694 1227.24 50 
55 TSV arrays N/A 16555.77 40 
 
The modeling approach is later used to investigate the details on the coupling between 
TSVs in large TSV arrays and determine their effect on signal integrity. Coupling for low 
resistivity substrates induces variability in signal integrity across the silicon interposer 
which can be a major problem. Depending on the signal to ground ratio, the jitter can 
increase as well. Though this issue can be solved by using a silicon substrate with high 
resistivity, it is not a practical solution from a manufacturing stand-point due to the cost 
and infrastructure. Hence, alternate methods are required to address the variability issue 











MODELING OF NON-UNIFORM THROUGH-SILICON VIA USING 
SPECIALIZED BASIS FUNCTIONS 
4.1 Introduction 
TSVs are treated as cylindrical structures in the modeling method described in 
CHAPTER 3. However, in reality, the fabricated TSVs sometimes end up with a non-
uniform structure as shown in Figure 29. The tapered TSVs have different reflection 
noise, signal loss and parasitic effects compared to cylindrical TSVs. In this chapter, a 
hybrid approach for electromagnetic modeling of non-uniform through-silicon vias 
(TSVs) in three dimensional integrated circuits (3D ICs) is proposed. For non-uniform 
TSV structures, TSVs are divided vertically into conical and cylindrical sections. The 
modeling of the conical TSV is extended from [16] and uses conical modal basis 
functions to extract electrical parasitic elements of conical TSVs. By using the conical 
TSV modeling method combined with cylindrical TSV modeling method, complex TSV 
structures can be modeled efficiently [30]. The accuracy of this hybrid method is 





(b)                                                                (c) 
Figure 29. Cross-sectional image of real TSV structure, (a) SEM cross-section view 
of laser drilled blind vias in silicon[31], (b) SEM cross-section of TSV after 
integration [32], (c) cross-section of 3D-WLP TSV [33]. 
4.2 Conical TSV Modeling  
The structure of conical TSVs is similar to cylindrical TSVs except the conical contour. 
Therefore, the conical TSV modeling procedure can be divided into three parts similar as 
[16]: (1) Resistance and inductance extraction, which represents the loss and inductive 
coupling in conductors. (2) Substrate parallel conductance and capacitance extraction, 
which represents the loss and capacitive coupling between conductor and insulator 
surfaces. (3) Excess capacitance extraction, which represents the effect of the insulator 
between conductor and silicon substrate. The modeling flow for a conical TSV pair is 
shown in Figure 30. 
 
Figure 30. Modeling flow for a conical TSV pair. 
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4.2.1 Conical Conductor Series Resistance and Inductance Extraction 
The electrical field integral equation (EFIE) [34] used to extract resistance and 
inductance of the conical conductor is the same as in [14], but 'V in equation (11) is 
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(11)   
After inserting the approximation of the current density in equation (12) and applying 















,   






























   
),( wrw ijnq

 is the normalized jnq th order conical conduction modal basis functions 
(CMBF),  and qnj ,, represent the index of the cell, modal order and orientation of 
conical CMBF, respectively. ji VV , in equation (13) are conical volumes. Partial 
resistance and partial inductance can be obtained by numerically integrating in the 
conical volume ji VV ,  shown in Figure 31. The conical CMBFs are obtained by modifying 
the normalization factor of cylindrical CMBFs [14]. The normalization factor of conical 
CMBFs is a function of the conical cross-sectional radius, described in equation (14). The 
skin effect (SE) and proximity effect (PE) mode of conical CMBFs at different cross-
section of the conical structure are plotted in Figure 32. As can be seen from Figure 32, 
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the radius of the conical CMBFs is changing according to the radius of the conical 
structure. 
   To calculate the integral in equation (13), the coordinates are defined as shown in 






  [14], 
the original equation to calculate partial resistance and inductance can be expanded as 
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Figure 32.  Conical CMBFs at different cross-section of the conical structure at 0.1 
GHz. 
 
4.2.2 Substrate Conductance and Capacitance Extraction of Conical TSVs 
The Scalar Potential Integral Equation (SPIE) equation [35] combined with conical 
accumulation mode basis functions (AMBFs) can be used to extract substrate parallel 
conductance and capacitance. The conical AMBFs are obtained by modifying the 
normalization factor of cylindrical AMBFs [35]. The extraction procedure of 
conductance and capacitance is extended from [35] by changing the cylindrical TSV 
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
is the normalized lmd th order conical AMBF. dml ,, represent the index of the 
cell, order and orientation of conical AMBF, respectively. kl SS , are the lateral conical 
surfaces. Partial potential coefficients DC knqlmdP
,
,  can be obtained by calculating the integral 
over the conical surfaces kl SS , . 
  The normalization factor of a conical AMBF is obtained by equating the integration of 
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  In order to calculate the surface integral in equation (17), we first transform the 
Cartesian coordinates to circular conical coordinates. Then equation (17) can be 









































































































4.2.3 Oxide Liner Excess Capacitance Extraction of Conical TSV 
   To calculate the oxide liner excess capacitance, the EFIE equation combined with 
conical polarization mode basis functions (PMBFs) can be used. The conical PMBFs are 
obtained by modifying the normalization factor of the cylindrical PMBFs [16] which are 
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deduced from solving the Laplace’s equation in the insulator region. The oxide 
capacitance extraction procedure is extended from [16] by changing the integral volume 
to a conical annulus. The resultant oxide capacitance calculation formula is given as the 













 (20)   
where kmdu

 is the conical PMBF. dmk ,, represent the index of the cell, order and 
orientation of conical PMBF, respectively.  kV in equation (20) is the conical oxide region 
as shown in Figure 33. 
 
Figure 33. Parameters used to calculate oxide capacitance. 
The normalization factor of the conical PMBFs is obtained by equating the integration of 
the basis function over the lateral surface to unity. Given the parameters of conical TSVs 
defined as shown in Figure 33, the normalization factor of conical PMBFs can be 
expressed as equation (21). Given the coordinate system defined as in Figure 32, the 



































































































(22)   
4.3 Simulation Results of Conical TSVs 
The proposed modeling method is applied to model two conical TSV interconnections. 
The ports setup of the conical TSV pair is shown in Figure 34(a). The length, pitch, oxide 
thickness, top radius, and bottom radius are 200um, 50um, 0.1um, 10um, and 5um, 
respectively. The conductivity of the silicon substrate is set as 10 S/m. The dielectric 
constants of silicon dioxide and silicon are set to be 3.9 and 11.9, respectively. For 
comparison, two cases of cylindrical TSV pairs are simulated using the modeling method 
[16]. The radii of the cylindrical TSVs in these two cases are fixed at 10um and 5um, 
respectively. All other parameters are the same as the conical TSV pair. 
The equivalent circuit of the two conical TSVs is shown in Figure 34(b). This equivalent 
circuit is obtained by combining the conductor LR   elements, insulator excess 
capacitance and potential coefficient elements into a single matrix equation. The 
frequency-dependent values of RLCG  parameters of the conical TSVs obtained using the 
proposed method are shown in Figure 35 and Figure 36. The capacitance plotted in 
Figure 36(a) is the equivalent capacitance CC 20  , where 0C is the self-capacitance and 
C  is the sum of oxide capacitance and mutual capacitance ( mutox CCC  ). As can be 
seen from Figure 35 and Figure 36, the RLCG  values of conical TSVs show a similar 
frequency-dependent trend as cylindrical TSVs, and the RLCG  values of conical TSVs 
are between the two cylindrical TSV pairs. 
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(a)                                                                            (b) 
Figure 34. (a) Geometry, ports setup of two conical TSVs (b) Equivalent circuit of 




























































Conical TSV (top radius: 10um, bottom radius: 5um)
Cylindrical TSV (radius: 10um)
 
Figure 35. Equivalent parasitic elements of conical TSVs with 10um top radius and 
5um bottom radius, cylindrical TSVs with 5um radius, cylindrical TSVs with 10um 


































































Conical TSV (top radius: 10um, bottom radius: 5um)
Cylindrical TSV (radius: 10um)
 
Figure 36. Equivalent parasitic elements of conical TSVs with 10um top radius and 
5um bottom radius, cylindrical TSVs with 5um radius, cylindrical TSVs with 10um 
radius, (a) Equivalence conductance GG 20  , (b) Equivalence capacitance CC 20  . 
 
The insertion losses of the conical TSVs using the proposed modeling approach and CST 
Microwave Studio [29] are shown in Figure 37. As can be seen from Figure 37, the 
insertion loss obtained using the proposed method shows good correlation with 
simulation result from CST up 10 GHz. 
































Figure 37. Insertion loss for two conical TSVs. 
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4.4 Modeling of Complex TSV Structures 
In this section, a hybrid modeling method is proposed to model complex TSV structures. 
This modeling method can be divided into two steps. In the first step, the tapered TSVs 
are segmented into conical or cylindrical segments. Each segment can be modeled using 
the cylindrical TSV modeling method or the conical TSV modeling method based on the 
shape of the segment. In the second step, under the assumption that the maximum size of 
the problem space is much smaller than the wavelength of the maximum modeling 
frequency, the S-parameters of the segments are cascaded to obtain the insertion loss of 
the tapered TSV pair.  
The proposed hybrid modeling method is applied to model three different complex 
tapered TSV pairs. The geometry of the three cases such as the length, oxide thickness, 
pitch, and radius is defined as in Figure 38. The conductivity of the silicon substrate is set 
at 10 S/m. The dielectric constants of silicon dioxide and silicon are set to be 3.9 and 
11.9, respectively. To simulate the complex TSV structure, the proposed method 
consumes only about 30MB memory, which is 33  less than CST [29] which consumes 
about 1GB memory. The insertion losses of the three tapered TSV pairs using the hybrid 
modeling method and CST [29] are compared in Figure 39. For comparison, the three 
cases are also modeled using only one cylindrical segment, with the radius of the 
cylindrical segment set at 20um, 14um and 30um, respectively. As can be seen from 
Figure 39, the insertion losses obtained using the hybrid method and CST [29] show good 
correlation over a bandwidth of 10GHz. However, the insertion losses show larger 
deviation for the three cases using only cylindrical TSV modeling method. Although the 
difference of the insertion loss obtained using the proposed method and cylindrical TSV 
modeling is about 0.1dB-0.2dB, it is 10%-20% of the overall insertion loss. The 10%-
20% difference of insertion loss is an important factor to consider when designing TSV 
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interconnections for 3-D systems, which indicates that cylindrical TSV modeling method 
can not accurately model non-uniform TSVs.   
  
               (a)                                              (b)                                                  (c) 
Figure 38. Complex TSV structures. 
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 46 

























Figure 39. Insertion loss for three different complex TSV structures. 
4.5 Summary 
In this chapter, a conical TSV modeling approach is presented first. This approach is 
extended from the cylindrical TSV modeling approach described in CHAPTER 3 and 
uses conical modal basis functions to extract RLCG parasitic effects. It has been found 
that the conical TSVs have different parasitic effects compared to cylindrical TSVs, 
which indicates the importance of modeling non-uniform TSVs. Later, a hybrid modeling 
method for non-uniform TSV structures is presented. This method combines conical TSV 
and cylindrical TSV modeling method and can model non-uniform TSV structures with 
different profiles. The proposed method shows good correlation with full-wave 







MODELING AND ANALYSIS OF SILICON AND GLASS 
INTERPOSERS USING M-FDM AND MODAL DECOMPOSITION  
5.1 Introduction  
With increasing clock speed and an increase in the number of I/O pins in 3D systems, 
supplying clean power is becoming a major challenge. The large number of I/Os also 
leads to frequent signal via transitions between power and ground planes. This results in 
combined signal and power integrity issues. The PDN becomes more complicated when 
TSVs, which are the essential interconnections in 3D ICs, are included as shown in 
Figure 40. Therefore, modeling and analysis of the PDN including TSVs in 3D systems 
becomes necessary. Since TSVs are small and represent a multi-scale structure (due to 
insulator liner thickness and aspect ratio), a large mesh density is required by commercial 
full-wave EM solvers to co-simulate PDN with TSVs. Therefore, analysis consumes a 
large amount of memory and quickly leads to large computational time. 
 
Figure 40. Power/ground planes in silicon interposer with TSVs. 
In this chapter, an efficient hybrid modeling approach for power delivery networks 
(PDNs) with through-silicon vias (TSVs) for 3D systems is proposed [36]. The proposed 
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approach extends the multi-layer finite difference method (M-FDM) [37] to include 
TSVs by extracting their parasitic behavior using an integral equation based solver [16].  
The proposed modeling technique is applied to model lossy silicon interposers and low 
loss glass interposers, which are two major types of interposers to achieve 3-D 
integration. Silicon interposers can achieve fine wiring and high I/O density [38],  but it 
faces several challenges, such as high cost due to limited wafer size (200-300mm) from 
which to yield large number of interposers and signal losses in silicon interposer are 
usually large because of the lossy silicon [39]. Glass interposers have excellent surface 
flatness, high electrical resistivity and large panel liquid crystal display (LCD) glass 
substrate are widely used, therefore glass interposers can be manufactured at low cost 
[39, 40]. Using the proposed modeling technique, the power/signal integrity of silicon 
interposers and glass interposers are investigated and compared. The comparison 
indicates the benefits of using silicon interposers for high speed signaling. 
5.2 Modeling of PDN Containing TSVs/Through-Glass-Vias  
An accurate and computationally fast modeling approach for PDN with multiple TSVs is 
needed to support efficient analysis of signal/power integrity for 3D systems. This section 
describes a hybrid modeling approach that combines M-FDM, which can be used to 
model multiple P/G planes, and an integral equation based solver for TSVs.  The details 
of this modeling approach are discussed in the following sections. 
5.2.1 Modeling of Planes in Silicon Interposers 
The Helmholtz equation is the underlying elliptic differential equation for modeling of 
P/G planes [41] given by:  
ZT dJjwuk  )(
22  
(23)   
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where 2T is the transverse Laplace operator parallel to the planar structure, k is the 
wavenumber, u is the voltage, w is the angular frequency,  is the permeability, d is the 
distance between the planes and ZJ is the current density injected normal to the planes. 
The problem definition is completed by assuming a magnetic wall or an open boundary at 
the plane periphery. The Helmholtz equation is solved using the finite difference scheme. 













(24)   
where h  is the mesh length and jiu , is the voltage node (i,j) for the cell-centered 
discretization shown in Figure 41.    
 
Figure 41. Discretization of the Laplace operator. 
This discretization results in a bedspring unit cell model for plane pairs as shown in 
Figure 42. This plane pair consists of inductors between neighboring node and capacitors 







(25)   
udL   









(27)   
 tanCG   
(28)   
where  is the permittivity,  is the permeability,  is the conductivity, and tan is the 
loss tangent. 
 
Figure 42. Unit Cell model for power/ground planes 
 
This method is extended to model the inhomogeneous dielectric materials between power 
and ground planes by modifying the unit cell model [42].  The total admittance of the unit 
cell can be obtained by superposition of series admittance of all the dielectric layers. In 
the case of a double sided silicon interposer, the unit cell is found as shown in Figure 43. 
As shown in Figure 43, 1G and siG  are the polymer and silicon conductance, siG is an 
additional term that accounts for the losses due to the finite conductivity of silicon and 
can be expressed in equation (29), and sR represents the losses due to longitudinal current 


















(30)   
 
Figure 43. Geometry of P/G planes with unit cell and unit cell model for a double 
sided silicon interposer with P/G planes. 
The transmission lines can be integrated into P/G planes using modal decomposition [43]. 
For a three conductor system consisting of two parallel plates (power/ground) and a 
signal conductor, there are two possible (quasi) TEM modes. One is the parallel-plate 
mode. The other is the mode that wave propagating along the signal line and there is no 
voltage difference between planes. The modal decomposition technique used to 
incorporate transmission-line models into power/ground plane models are described in 
Figure 44.  cparZ  and 
c
sigZ  represent the characteristic impedance of the parallel-plate and 
signal line modes. The subscripts p and s represent the line parameters of the top plane 
and the signal line, respectively. The subscripts par  and sig  represent the modal 






, where ppL  and spL  represent the pul self-inductance of the upper plane and the 
pul mutual inductance between the upper plane and the signal conductor. It can also be 
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expressed in terms of an admittance matrix as in equation (31), where pY  and sY are the Y 


































































(31)   
 
 
Figure 44. Incorporating transmission line model into plane mode using modal 
decomposition. 
 
5.2.2 Integration of TSVs/TGVs and P/G planes 
The responses of TSVs and power and ground planes need to be combined together to 
perform accurate system level analysis. This integration can be performed using the 
admittance matrix of the two modules along with the stamp rule. This process involves 
conversion of the TSV response into its equivalent model which is then stamped into the 
system admittance matrix. The coupling between TSVs and the power/ground planes are 
not considered in this integration process, since the coupling between transmission lines 
and the coupling between TSVs dominate. 
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For example in a two bit microstrip-via-microstrip transition structure as shown in Figure 
46, the system response matrix of the planes and microstrip lines can be obtained by 
using M-FDM. This integration of TSVs and plane responses is based on the element 
stamping of modified nodal analysis (MNA) [45]. Figure 45 shows the element stamping 
procedure for stamping one element with Y-parameters in the modified nodal analysis, 
where m and n  are the node numbers in the original system matrix before the element are 
stamped.  Similarly, the TSV pair with Y-parameters can be stamped into the system 
matrix of power and ground planes as given by equation (32). 
 












































































































































 (32)   
where 
PDN
jiY , is the element in the Y matrix of power and ground planes including 
microstrip lines and  
TSV
jiY , is the element in the Y matrix for the TSV response. A similar 
procedure can be applied to glass vias as well. 
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The proposed hybrid modeling approach is applied here to model a two bit microstrip-
TSV transition structure as shown in Figure 46 with dimensions described. Two 20um 
thick polymer (with 51.2r  and 004.0tan  ) layers are on both sides of the silicon 
(with 10 S/m conductivity and 9.11r ) interposer. The length, pitch, radius, insulator 
liner thickness of the two TSVs are 200um, 100um, 20um, and 0.1um respectively. The 
length, width, thickness, spacing of the microstrip lines are 10mm, 40um, 10um and 
80um, respectively. The insertion loss, far end and near end coupling obtained using the 
proposed method and CST Microwave Studio are shown in Figure 47. As can be seen 
from Figure 47, the S-parameters obtained using the proposed method show good 
correlation with simulation results from CST. To simulate this structure the proposed 
method takes ~10mins compared to CST which takes > 10 hours on a 2.4 GHz dual core 
computer. 
 






(b)                                                                                   
Figure 47. S-parameters of the two bit microstrip-TSV transition structure, (a) 
insertion loss, (b) near end coupling. 
5.3 Via Coupling Effects  
5.3.1 TSVs and TGVs Coupling Effects 
The proposed hybrid modeling method is used in the power/signal integrity analysis of a 
PDN with TSVs/TGVs. The coupling effects of only TSVs/TGVs in a silicon/glass 
interposer without P/G planes are first examined with 18  TSVs/TGVs array model. The 
geometry of the 18 TSVs/TGVs array model and 16 ports definition are shown in 
Figure 48. The response of an 18  TSVs array model is obtained using the TSV 
modeling method mentioned in section II. The response of an 18 TGV array model in a 
glass interposer is obtained using the method described in [14]. The near end and far end 
coupling between TSV-1/TGV-1 and TSV-2/TGV-2 in the TSV and TGV array are 
compared in Figure 49. As can be seen from Figure 49(a) (b), the coupling in a TSV 
array is larger than a TGV array, which is because the high conductivity silicon substrate 
introduces loss and coupling through the substrate. The insertion losses of TSVs/TGVs 
are also compared in Figure 49(c), where the sharp slope of the insertion loss of TSVs is 
caused by the small insulator liner thickness resulting in a larger capacitance [16].   
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Figure 48. 18 TSVs/TGVs array model 
















































































Figure 49.  S-parameters of TSVs/THVs array, (a) insertion loss, (b) near end 
coupling, (c) far end coupling. 
 
5.3.2 TSVs/TGVs Coupling Effects with P/G Planes Included 
Consider an 8bit microstrip-via-microstrip transition structure as shown in Figure 50  
with dimensions and port definition, where the test vehicle consists of four metal layers 
with microstrip lines (length=10mm, width=40um, thickness=10um, spacing=80um) on 
the top and bottom layer and P/G planes on second and third layer, respectively. Silicon 
(with 10 S/m conductivity and 9.11r ) and glass (with 7.6r  and 006.0tan  ) 
interposers are used in the test vehicle to investigate TSVs/TGVs coupling effects in 
different interposers between P/G planes.     
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Figure 50. 8 bit microstrip-via-microstrip transition structure. 
The 8 bit microstrip-via-microstrip transition structure shown in Figure 50 is co-
simulated using the proposed hybrid modeling approach.  The far end and near end 
coupling of the structure in silicon/glass interposers are compared in Figure 51. The 
coupling in silicon/glass interposers become similar as shown in Figure 51. To explain 
the increased coupling in silicon interposer, the transfer impedances for silicon/glass 
interposers have been obtained and shown in Figure 52. There are impedance resonances 
in the glass interposer. When excited at the resonance frequency, the planes can become a 
significant source of noise and can act as a source of edge-radiated field emission if the 
impedance becomes large at these frequencies [41]. Since the planes have unterminated 
edges, any excitation of the planes creates an electromagnetic wave that travels back and 
forth between the planes, and over time a standing wave is generated. The standing waves 
in the cavity increase the via to via coupling for the glass interposer. Since the impedance 
resonances get suppressed in the silicon interposer due to the lossy silicon compared to 
the glass interposer as shown in Figure 52, this effect is smaller. Therefore, with power 
and ground planes, the coupling between lines due to vias is similar for both silicon and 
glass interposers.  
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Figure 51.  S-parameters of 8 bit microstrip-via-microstrip transition structure, (a) 







Figure 52. (a) Silicon interposer transfer impedance, (b) glass interposer transfer 
impedance. 
5.4 SSN Comparison Between Silicon and Glass Interposer  
A transmission line carrying a signal will always generate a current on the signal line and 
the reference plane. The change in reference plane of the signal gives rise to a 
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discontinuity in the path of the return current. This is called the return path discontinuity 
(RPD). Vias can cause a RPD due to the change in reference planes when via transition 
occurs. This RPD leads to the excitation of the power and ground plane pair cavity which 
induces SSN between the two planes [41]. 
The 8 bit microstrip-via-microstrip transition structure shown in Figure 50, which has a 
RPD,  is co-simulated using the proposed modeling technique to analyze SSN. The SSN 
voltage is equal to the product of the return current and PDN impedance at the RPD [46]. 
As the PDN impedance is a function of frequency, the SSN voltage also depends on 
frequency. A large SSN voltage is induced between P/G planes at the anti-resonant 
frequency of the PDN impedance, which correspond to the peaks in the insertion loss of 
the signal. The insertion losses of the signal for silicon and glass interposers are shown in 
Figure 53. As can be seen from Figure 53, the lossy silicon interposer has higher overall 
insertion loss compared to the low loss glass interposer. However, there are sharp notches 
in the insertion loss of the glass interposer compared to the smooth insertion loss of the 
silicon interposer, since the P/G plane resonances are suppressed in the silicon interposer. 
The insertion losses for different signals in the same interposer are also compared in 
Figure 53. The microstrip-via-microstrip transition in the middle (S4-12) shows a larger 
insertion loss compared to the microstrip-via-microstrip transition at the edge (S1-9) due 
to the enhanced coupling in the middle. 
Figure 54 shows the eye diagram comparison obtained using ADS [47], between glass 
and silicon interposers for a 5Gbps random bit signal transmitted from port1~port8 to 
port9~port16. The frequency spectrum of the input random bit stream consists of 
harmonics distributed across multiple frequencies. Since the harmonics across multiple 
frequencies can experience varying insertion losses for glass as shown in Figure 53, it can 
cause uncertainties in signal rise/fall times and also uncertainties in signal amplitudes, 
resulting in large jitter and reduced eye height as shown in Figure 54. The eye diagrams 
obtained at port9 and port13 in silicon and glass interposers are also compared in Figure 
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54. The eye height variability between port9 and port13 is due to the difference in 
insertion losses between the microstrip-via-microstrip transition in the middle (S1-9) and 
at the edge (S4-12). 
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(b) 
Figure 53. Insertion losses for 8 bit microstrip-via-microstrip transition structure, 
(a) Silicon interposer, (b) Glass interposer 
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                                                                   (a) 
 
(b) 
Figure 54.  Eye diagram for 8 bit microstrip-via-microstrip transition structure, (a) 
Silicon interposer, (b) Glass interposer. 
5.5 Summary 
This chapter proposed a hybrid modeling approach for PDNs with multiple TSVs, which 
can be used in power/signal integrity analysis of a PDN with TSVs for 3D systems. P/G 
plane resonance suppression in silicon interposers and its benefits in improving SSN 
compared to glass interposers have been discussed. The proposed approach combines M-
FDM and an integral equation based solver for TSVs. M-FDM is efficient for modeling 
multilayer power/ground planes with transmission lines, while the multi-scale TSV 
structure is modeled separately using specialized basis functions without mesh and later 
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incorporated into the M-FDM. Therefore, the total number of unknowns required to 
model the PDN with TSVs can be greatly reduced compared with commercial full-wave 
solvers. One limitation of this proposed method is that it can not capture the parasitic 
effects of the transmission lines when they are directly above the silicon interposer. Thus, 
alternative approaches are needed to model the interposer when the transmission lines are 
directly above the silicon interposer as shown in Figure 55, which is the focus of 
CHAPTER 6.   
 






FDFD MODELING OF SIGNAL PATHS WITH TSVS IN SILICON 
INTERPOSER 
6.1 Introduction  
This chapter proposes an efficient method to address the problem of modeling signal 
paths in silicon interposers without power/ground planes [48]. The proposed method 
utilizes the 3-D finite-difference frequency-domain (FDFD) method to model the 
redistribution layer (RDL) transmission lines to capture the parasitic effects of multiple 
transmission lines on a lossy silicon interposer. TSVs are modeled using an integral 
equation based solver which uses cylindrical modal basis functions. A new formulation 
for incorporating a multiport network into the 3-D FDFD formulation is presented to 
include the parasitic effects of TSV arrays in the system matrix.  The overall matrix is 
divided into several subdomains and solved by a divide-and-conquer approach in a 
parallel manner. The accuracy and efficiency of the proposed method is demonstrated by 
simulating several RDL-TSV-RDL transition structures. 
The major contributions of this chapter are as follows: 
   (1) A new formulation for incorporating a multiport network with Y -parameters into 3-
D FDFD is presented. Although several previous papers [36, 49-52] have developed the 
formulation on incorporating Y -parameters into FDTD, FEM, there is no previous work 
incorporating a multiport network into the 3-D FDFD method. 
   (2) Extending the divide-and-conquer formulation [53, 54] to handle the multiport 
network incorporated into FDFD method. Since TSVs are incorporated into FDFD 
method as a multiport network, details on handling the coupling between subdomains due 
to TSV coupling is presented.    
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6.2 Modeling of signal paths in silicon interposer  
In this section, the basic formulation for the interconnect problem is presented. As shown 
in Figure 56, the interconnect problem is split into two separate problems: (1) Modeling 
of multiple RDL transmission lines on lossy silicon substrates using the FDFD method 
and (2) Modeling of TSV arrays. The TSV arrays are modeled using the integral equation 
based solver and incorporated into the FDFD solver as a multiport network.  
 
Figure 56. Decomposition of the signal path problem into two problems. 
6.2.1 Modeling of Multiple RDL Traces on Lossy Silicon Interposers 
The FDFD method is utilized to model the arbitrary routing of the RDL traces on the 
silicon interposer. The FDFD formulation is based on the susceptance element equivalent 
circuit (SEEC) solver [55-57] which solves Maxwell’s equation using the Yee grid [58]. 
The formulation is briefly discussed in this section.  
   The differential form of Maxwell’s equations in the frequency domain can be written 
as: 
sJEDjH    
(33)   
BjE   
(34)   
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 D  
(35)   
0 B  
(36)   
where E and H are the electric and magnetic field vectors respectively, D and B  are 
the related field/flux density vectors respectively, J is the external current density source 
vector,  is the frequency in radians,  is the position-dependent conductivity of the 
medium, and  is the electric charge density. The above vector equations for an isotropic, 
























































































(42)   
Substituting for the magnetic fields in the electric field equations (37)-(38), and 








(43)   
where, G ,C ,
PPΓ represent the coefficient matrices for the given system, 
PCE represents the vector of the unknown electrical field, NPB is the selector 
matrix for the excitation matrix 
NNI , P  is the number of unknowns, N is the 
number of ports and s is the Laplace variable. Essentially, equation (43) is the nodal 
analysis form of Maxwell’s equations. PMC (perfect magnetic conductor) and PEC 
(perfect electric conductor) conditions are enforced by opening and shorting nodal points 
along the boundaries of the simulation domain, respectively.  
  The benefits of using FDFD are that it can model irregular routing of RDL traces on 
silicon interposers and can capture the different modes (slow wave mode and quasi-TEM 
mode) of the signal traces on Si-SiO2 double-layer system [59].  
6.2.2 Integration of TSVs and RDL traces 
The cylindrical TSV structure requires a large number of mesh elements to approximate 
when using the rectangular grids in FDFD method, therefore, TSV arrays can be modeled 
using an integral equation based solver. The response of TSV arrays can be incorporated 
into the FDFD modeling of RDL traces as a multiport network to obtain the system level 
response of silicon interposer, as shown in Figure 57.  
 
Figure 57. Incorporating multiport network into 3-D FDFD. 
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Figure 58. Cross-sectional view of port i  which occupies multiple cells in FDFD Yee 
grid. 
The multiport network with Y-parameters can be described using the dependent current 








21 ),(      Ni ~1                  
(44)   
where index i  represents the port index of the multiport network and N represents the 
total number of ports. Each port of the multiport network may occupy multiple grids in 
the Yee grid as shown in Figure 58, where port i  is represented by a current source iI  
flowing along the h- direction. In the Yee grid, the voltage jV can be written in terms of 






hj hEV  
(45)   
where ref represents the voltage reference node in the Yee grid. After substituting 
equation (45) into equation (44), the current source iI  expressed as current density can 



























(46)   
where Area is the cross-sectional area of the Yee cell. At each port i of the multiport 
network, the equivalent current source )( 1 Ni VVJ  must be applied to all the FDFD 
nodes from the reference node )](),(),([ irefiyix  to the port definition node 
)](),(),([ iKiyix  along the h- direction in the Yee grid, as shown in Figure 58. This can be 





CGA is the system matrix obtained using  FDFD before the multiport 
network is incorporated, 
PPsysA is the overall system matrix after the multiport 
network is incorporated, P  is the number of unknowns, ])(),(),([ mirefiyix  , 
])(),(),([ niKiyix  represent the column (row) number of the matrix where the current 
density iJ must be stamped and N is the total number of ports. 
 
Figure 59. Matrix operation for incorporating multiport network into 3-D FDFD 
  The benefit of using this approach is that the TSVs which are cylindrical and require a 
large number of mesh elements to approximate using FDFD method can be modeled 
separately and later incorporated into the FDFD simulation as a multiport network. This 
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approach does not consider the coupling between TSVs and RDL traces. It is concluded 
in [60] that the TSV-to-RDL coupling is negligible if the ratio of TSV length and TSV 
diameter is larger than 5. The accuracy of this approach is validated in section 6.4. 
6.3 Divide-and-Conquer Method 
  In this section, a divide-and-conquer method using parallel computing is presented to 
solve the system matrix equation: 
BIEAsys   
(47)   
where B  and I  take the same meaning as in equation (43). The formulation for the 
divide-and-conquer approach is extended from [53, 54] to solve the interconnect problem 
where TSVs are incorporated as a multiport network and therefore there is coupling 
between subdomains due to coupling between TSVs.   
 
Figure 60. RDL traces and TSVs in silicon interposer. Dot lines show how the 
subdomains are created. 
 
Figure 61. M subdomains of the silicon interposer shown in Figure 39. 
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The RDL traces and TSV transition structure shown in Figure 60 is denoted as   with 
boundary  . This structure can be divided into M subdomains i and M interfaces i  
as shown in Figure 61. The interfaces should not overlap with the locations of TSVs since 
TSVs are incorporated as a multiport network and Y-parameters of TSVs can not be 
stamped at the interfaces. The subdomains can be created arbitrarily provided that the 
interfaces do not overlap with the locations of TSVs.  The subdomain is denoted as _vi  
if there are TSVs in this subdomain. The interface between the subdomains is defined 
as jii   . As a result, the following equations (48) and (49) must be satisfied for 
the completeness of the entire domain . 
  Mi_v1  
(48)   
where M 1   
 ji   and  ji  when ji            
(49)   
According to the definitions in equation (48) and (49), there are two types of subdomains. 
(1) Subdomains without TSVs (denoted as i ), where there is no direct coupling of this 
subdomain to other subdomains since the couplings are stored as interfaces i .  (2) 
Subdomains with TSVs (denoted as _vi ), where the coupling of this subdomain to other 
subdomains still exists due to coupling between TSVs, as shown in Figure 62. 
 
Figure 62. Coupling between two subdomains due to the coupling between TSVs. 
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Figure 63. Cross-sectional view of two subdomains with TSVs in the FDFD grid. 
Triangle dots: interface unknowns between subdomains. X-shaped dots: the 
unknowns that introduce coupling due to TSvs. 
The coupling is induced by the unknowns in the nodes (denoted as _vΛi ) where the 
current density )( 1 Ni VVJ  in equation (11) has been applied, as shown in Figure 63. In 
order to utilize the divide-and-conquer and parallel computing method to solve each 
subdomain simultaneously, there should be no coupling between subdomains. Therefore, 
the unknowns in _vΛi are removed from subdomains _vi and placed into the 
corresponding interface unknowns v_i . As a result, equations (48) and (49) can be 
rewritten as equations (50) and (51). 
  Mii )( _v_v1  
(50)   
where Mii   )( _v_v1  
 ji   and  ji  when ji             
(51)   
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The unknowns, namely the field variables on the grids, are reordered starting with the 
ones in subdomains 1 , followed by those in 2 , , v_v_ ii  , , M , and ending 
with those on interfaces  as defined in equations (50)and (51). After reordering, the 



















































































































 (52)   
where iiA  or _viiA  is the matrix corresponding to subdomain i  or ( _v_v ii  )  . The 
vector 1e , 2e ,, v_ie , Me represents the field unknowns of subdomains. The vector x  
represents the field unknowns on the interface. There is no direct coupling between the 
unknowns of any subdomains and the coupling between the subdomains and interfaces 
can be represented by the submatrices iC or _viC . If the number of unknowns in each 
subdomain i or ( _v_v ii  ) is defined as in  and the number of unknowns on the 
interface   is defined as sn , then the matrix sizes of iiA ( _viiA ), iC ( _viC ), Γ are ii nn  , 
si nn  and ss nn  ,respectively. 
  The Schur complement system [53] is given by  
gSe   
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)_v( can be calculated simultaneously 
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in a parallel manner. Once the Schur complement has been solved, equation (54) can be 
decoupled by solving the subdomain problem:  
iiiiiii geA )_v()_v(  
(54)   
where  xCbg )_v(iiii . The subdomain problems can be solved in parallel since the 
subdomains iiA  and _viiA are independent of each other. The parallel divide-and-conquer 
algorithm can be summarized as: 
(1) Reorder the system matrix sysA  according to the subdomains and interfaces defined in 
equations (50) and (51) to obtain the matrix equation (52). 










)_v(  and then obtain 
the Schur complement matrix S . 
(3) Solve equation (53) for interface unknowns e . 
(4)  Solve subdomains (54) simultaneously. 
6.4 Numerical Examples  
This section applies the proposed modeling approach to various RDL transmission lines 
connected to TSVs. The first two examples consist of an RDL-TSV-RDL and a 
differential RDL-TSV-RDL transition structure. These two examples are used to validate 
the accuracy of the proposed approach in Section 6.2 for incorporating a multiport 
network into FDFD. In the third example, a five RDL-TSV-RDL transition structure is 
simulated to consider the coupling effects between multiple RDL transmission lines and 
TSVs. In the fourth example, the RDL traces are routed irregularly on the silicon 
interposer and connected to a 27  TSV array. This example shows that the proposed 
approach is able to handle irregular routing of RDL traces and larger TSV arrays. Finally 
in the fifth example, multiple long RDL traces are considered and an eight RDL-TSV-
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RDL transition structure is simulated. The efficiency of the proposed approach has been 
compared with a direct solver and an iterative quasi-minimal residual (QMR) method 
[57, 61]. 
6.4.1 RDL-TSV-RDL Transition Structure 
The first example with dimensions and port setup is shown in Figure 64. Two 4 m  thick 
silicon dioxide layers (with dielectric constant 9.3r ) are on both sides of 200 m  thick 
silicon substrate (with dielectric constant 9.11r  and silicon conductivity S/m10 ). 
The length and width of the RDL trace is 2.4 mm /20 mm  and 40 m  respectively. The 
length, radius and oxide liner thickness of the TSV is fixed at 200 m , 15 m  and 1 m  
respectively. The entire structure is enclosed in a perfect electric conductor box with 
dimensions mmm  2802400400  / m400  mm20  m280 and is discretized using 
a cell size of mmm  44020  . Figure 65 shows the FDFD mesh grid for modeling 
RDL traces. This structure is solved directly without dividing into subdomains after the 
TSVs are incorporated as a multiport network into FDFD. The RDL trace model in CST 
Microwave Studio (MWS) is chosen with thickness of 10 m  and conductivity of 
S/m7108.5  . 
 
Figure 64. RDL-TSV-RDL transition structure. 
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Figure 65. FDFD mesh grid for modeling RDL traces 
As can be seen from Figure 66 and Figure 67, the insertion loss and return loss data for 
this transition structure from the proposed modeling approach and CST Microwave 
Studio show good correlation over a bandwidth of 20GHz.  


























































Figure 66. S-parameters of one RDL-TSV-RDL transition structure with RDL 
length 2.4mm, (a) Return loss, (b) Insertion loss. 
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Figure 67. S-parameters of one RDL-TSV-RDL transition structure with RDL 
length 20mm, (a) Return loss, (b) Insertion loss. 
6.4.2 Five RDL-TSV-RDL Transition Structure 
In the second example, multiple RDL transmission lines and TSV arrays are considered. 
The five RDL-TSV-RDL transition structure with dimensions and port definition is 
shown in Figure 68. Two 4 m  thick silicon dioxide layers are on both sides of a 200 m  
thick silicon substrate. The length, width and spacing of the multiple RDL traces are 
1.2 mm , 40 m  and 20 m  respectively. The length, radius, pitch and oxide thickness of 
the 15  TSV arrays are 200 m , 15 m , 60 m  and 1 m  respectively. The entire 
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structure is enclosed in a perfect electric conductor box with 
dimensions mmm  2801200600   and is discretized using a cell size of 
mmm  45010  . This structure is divided into 15 subdomains with each subdomain 
the size of mmm  280240200  and the divide-and-conquer approach is utilized to 
solve each subdomain simultaneously.  
 
Figure 68.  (a) Five RDL-TSV-RDL transition structure, dotted lines shows how the 
subdomains are created. (b) Subdomain with mesh grids. 
The computational times and memory consumption to simulate the RDL-TSV-RDL 
transition structure using the proposed method, direct solver and iterative QMR method 
are compared in Table 4. The direct solver in Matlab is a variant of LU  decomposition 
that finds triangular factors L ,U so that LUA , and then the system matrix is solved 
based on the LU  decomposition.  The QMR method [61] is an iterative method that start 
from an initial guess and improve the approximation until an absolute error is less than 
the pre-defined tolerance. All the simulations were performed on a computer with two 
Intel 2.4 GHz 6-core processors with 48GB memory. As can be seen from Table 4, the 
proposed method is efficient and consumes less memory compared to direct solver which 
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requires about 27-45GB memory. Although the QMR method uses only a small amount 
of memory, the computational time is too long. 
The coupling between RDL-TSV-1 and other RDL-TSVs (RDL-TSV-2, RDL-TSV-3, 
RDL-TSV-4, RDL-TSV-5) are compared with CST [29] simulations and show good 
correlation up to 20GHz as illustrated in Figure 69(a). The correlation indicates that the 
proposed method captures all the coupling effects of the TSV arrays and multiple RDL 
traces.  
The insertion loss illustrated in Figure 69(b) shows good correlation with CST 
simulations up to 20 GHz. It can be seen that the RDL-TSV-RDL transition in the middle 
(S38) shows a larger insertion loss compared to the RDL-TSV-RDL transition at the edge 
(S16) due to the enhanced coupling in the middle. 
 
Table 4. Comparison of the proposed method, direct solver, QMR method, and CST 
Example  CPU time per freq. (sec.) / memory (GB) 
Direct solver QMR [61] CST [29] Proposed method 
Case 2: 482s /~27GB >3600s /~0.9 GB ~700s/~6.3GB 131s /~ 3.7GB 
Case 3: >1200s /~37GB >3600s /~0.9GB ~1200s/~12GB 358s/~6GB 
Case 4: >1200s /~45GB >3600s /~0.9GB N/A 550s/~8.5GB 
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      Circle: CST simulation
Diamond : Proposed approach
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      Circle: CST simulation
Diamond : Proposed approach
 
(b) 
Figure 69. S-parameters of five RDL-TSV-RDL transition structure, (a) Coupling 
S15, S14, S13, and S12, (b) Insertion loss S16 and S38. 
6.4.3 Irregular RDL Transmission Line Routing With Large TSV Arrays 
This example considers irregular routing of the RDL transmission lines on a silicon 
substrate and large TSV arrays. The structure with dimensions and port definition is 
shown in Figure 70. Two 4 m  thick silicon dioxide layers are on both sides of a 200 m  
thick silicon substrate. The length, radius, pitch in x direction, pitch in y direction and 
oxide thickness of the 27  TSV array are 200 m , 15 m , 80 m , 100 m  and 1 m  
respectively. The geometries of the RDL traces are described in Figure 70. The entire 
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structure is enclosed in a perfect electric conductor box with 
dimensions mmm  2801200900  and is discretized using a cell size of 
mmm  42020  . This structure is divided into 20 subdomains with each subdomain 
the size of mmm  280240220  and each subdomain is solved simultaneously using 
the divide-and-conquer approach. The computational times and memory consumption to 
simulate this structure using the proposed method, direct solver and iterative QMR 
method are compared in Table 4.   
 
Figure 70. (a) Irregular RDL traces routing with TSV array, dotted lines show how 
the subdomain are created. (b) Subdomain with mesh grids. 
The insertion loss and coupling of this structure obtained from the proposed approach and 
full-wave simulation are compared in Figure 71.  Good correlation with the results from 
CST MWS shows that the proposed method is applicable to general irregular geometric 
configurations of RDL transmission lines.  
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     Circle:  CST simulation
Diamond : Proposed approach
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Figure 71. S-parameters of seven irregular RDL-TSV-RDL transition structure. (a) 
Coupling S12, S13, and S14. (b) Insertion loss at the edge (S18) and in the center 
(S4-11). 
6.4.4 Eight Long RDL Transmission Line to TSV Transitions 
This example applies the proposed modeling method to multiple long RDL transmission 
lines connected to a 18  TSV array. The eight RDL-TSV-RDL transition structure with 
dimensions and port definition is shown in Figure 72. Two 4 m  thick silicon dioxide 
layers are on both sides of a 200 m thick silicon substrate. The length, width and spacing 
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of the multiple RDL traces are 10 mm , 40um and 20um respectively. The length, radius, 
pitch and oxide thickness of the 18  TSV arrays are 200um, 15um, 80 m  and 1 m  
respectively. The entire structure is enclosed in a perfect electric conductor box with 
dimensions mmmm  28010800   and is discretized using a cell size of 
mmm  44020  . This structure is divided into 21 subdomains with each subdomain 
the size of mmm  2801400260  and each subdomain is solved simultaneously using 
the divide-and-conquer approach. The computational times and memory consumption to 
simulate this structure using the proposed method, direct solver and iterative QMR 
method are compared in Table 4. 
 
Figure 72. (a) Multiple long RDL traces routing with 18  TSV array, dotted lines 
show how the subdomains are created. (b) Subdomain with mesh grids 
The insertion loss and coupling of this structure obtained from the proposed approach are 
shown in Figure 73. There are some resonances in the coupling due to the long RDL 
traces. In addition, due to the long lines directly over the silicon, the insertion loss is very 
high. 
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Figure 73. S-parameters of eight RDL-TSV-RDL transition structure, (a) Coupling 
S12, S13, and S14, (b) Insertion loss at edge (S19) and in the center (S4-12). 
                                         
6.5 Summary 
This chapter presents an efficient EM-based modeling approach for the RDL 
transmission lines and TSVs in silicon interposers for 3-D integration. In this approach, 
TSV arrays are modeled using an integral equation based solver without meshing and 
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RDL transmission lines are modeled using FDFD method. A new formulation for 
incorporating a multiport network is presented to incorporate the responses of TSV arrays 
into the FDFD modeling of RDL traces. A divide-and-conquer approach is used to solve 
the entire system matrix. The proposed approach has the advantage that the multi-scale 
structures such as TSVs which require large amount of mesh elements to approximate 
using FDFD can be modeled separately and the complex system can be divided into 
subdomains which can be solved simultaneously. The validation examples show good 
correlation between the proposed approach and full-wave EM simulations. The capability 
to address a large number of RDL transmission lines and TSVs shows that the proposed 
modeling approach provides for a better modeling environment for electrical design of 
the signal paths in silicon interposer for 3D systems. 
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CHAPTER 7 
FDFD NON-CONFORMAL DOMAIN DECOMPOSITION FOR 
MODELING OF INTERCONNECTIONS IN SILICON INTERPOSER 
7.1 Introduction  
The 3-D Finite-Difference Frequency-Domain (FDFD) method based on the susceptance 
element equivalent circuit (SEEC) has been presented for solving a variety of 
electromagnetic (EM) problems [55]. The equivalent circuit-based full-wave solver offers 
several advantages: 1) use of SPICE [62] for full-wave simulations and 2) use of circuit-
based numerical techniques [56]. However, as the problem size increases, the huge 
requirement in terms of time and memory quickly becomes a bottleneck. Domain 
decomposition is a technique that allows modeling each domain independently based on 
its feature size. Using domain decomposition, the total number of unknowns can be 
greatly reduced and simulation efficiency can be accelerated, especially when modeling 
multi-scale structures. The equivalent circuit based 3-D FDFD method requires 
conformal grids at interfaces as described in CHAPTER 6 to approximate derivatives in 
space. The electrical fields on the interfaces are related to two domains and can only be 
derived in equations with conformal mesh grids on the interfaces using the finite-
difference scheme. Therefore, using different mesh grids in each domain which results in 
non-conformal grids at the interface between domains can be a difficult problem to solve 
using the FDFD method.  
In the past, several finite-element based non-conformal domain decomposition methods 
have been presented for solving electromagnetic problems [63, 64], DC voltage drop and 
thermal problems [65, 66]. A finite-difference domain decomposition using characteristic 
basis functions for solving electrostatic problems has been proposed in [67]. However, 
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there is no previous work on non-conformal domain decomposition of the SEEC based 
frequency domain solver, which can generate a susceptance element equivalent circuit 
model which can then be combined with multi-point model order reduction technique 
[56]. This chapter proposes a 3-D Finite-Difference Frequency-Domain (FDFD) non-
conformal domain decomposition method [68]. The non-conformal domain 
decomposition approach allows non-matching grids between neighboring domains, which 
enables modeling of individual subdomains independently using different mesh grids 
based on the feature size. Field continuity at interfaces between domains is enforced by 
introducing Lagrange multipliers and vector basis functions at the interfaces. The domain 
decomposition method is first applied to model RDL traces on silicon interposers. Later, 
the formulation for incorporating a multiport network into non-conformal domain 
decomposition is presented to include the parasitic effects of TSV arrays into the system 
matrix. The efficiency and advantages using the proposed method is demonstrated by 
simulating interconnections in silicon interposers [69].   
 
 
Figure 74. Decomposition of the interconnect problem into two problems 
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7.2 Modeling of Interconnections in Silicon Interposer  
A silicon interposer with RDL traces and TSVs is shown in Figure 74. The RDL traces 
above the silicon substrate are routed with different densities in different areas. The 
interconnect problem is decomposed into two problems and can be modeled in three 
steps: 1) Modeling of RDL traces on the silicon interposer using non-conformal domain 
decomposition, 2) Modeling of TSV arrays, and 3) Incorporation of TSVs into non-
conformal FDFD method. 
7.2.1 3-D FDFD Non-conformal Domain Decomposition 
In this section, 3-D FDFD based non-conformal domain decomposition is presented and 
utilized to model multiple RDL traces on a silicon interposer. The FDFD formulation for 
a single domain is presented in Chapter 6. For a single domain, the system matrix can be 






(55)   
 
Figure 75.  Two domains with non-matching grids at interfaces 
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A silicon interposer with multiple RDL trace routing is shown in Figure 75. Because of 
the feature scale difference between the metal layer, the oxide layer, and the silicon 
substrate, the silicon interposer can be divided into separate subdomains including the 
metal/oxide layer and silicon substrate. The metal/oxide domain and silicon substrate 
domain can be meshed independently using different mesh grids. Thus, the meshing grids 
from the metal/oxide layer do not overlap with grids from the silicon substrate domain 
and therefore the required meshing cells are greatly reduced.  
  At the interface, the continuity of electric field and magnetic field need to be 




  , 
where k denotes a function from Lagrange multiplier space, we have the relationship of 
  )2()1(  [70], where the weak continuity across the interface can be established 
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(58)   
where kE  is the field in domain k and  is the basis function for the Lagrange multiplier.  
Because of the point-wise FDFD formulation in equation (56) and equation (57), a 
continuous representation of the E field and  are required to compute the integral 
equation. In addition, the divergence condition 0)(  E in source-free regions needs to 
be satisfied. Therefore, vector basis functions are introduced [71] for representing the 

























































(62)   
The electric fields on each rectangular element can be expressed as the combination of 
the vector basis functions  
4
1i ii
e NEE . The Lagrange multiplier on each rectangular 
element can also be expressed as the combination of the vector basis 
functions ii i
e b  
4
1
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Figure 76. Vector basis functions for the E  fields at the interfaces. 











 , respectively. By multiplying both sides of equation (56) and 
equation (57), integrating over the interface and after some mathematical manipulations, 
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(68)   
Equation (69) can be derived from equations (58), (67), (68) for the 3-D problem with 








































































 (69)   
where 111
1 /1 zyx  and 222
2 /1 zyx  are scaling factors to maintain the 
conservation of charge at interfaces. 11IK and 22IK are excitation vectors associated with 
port excitations in domain 1 and domain 2, respectively. 
 To observe the field continuity between two domains, a test case with two domains is 
simulated as shown in Figure 77. Each domain is meshed independently with mesh ratio 
2:1 at interface. The xE , yE zE  fields distribution in two domains are shown in Figure 78. 
It can be seen from that the E field is continuous between two domains with non-
matching grids.  
 


















































Figure 78. (a) Tangential Ex field distribution, (b) Tangential Ey field distribution, 
(c) Normal Ez field distribution. 
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  For an integrated system, which is divided into subdomains, the generalized system 




















































































CGA   denotes the susceptance element equivalent circuit model 
[55] in each domain. 
7.2.2 Incorporating TSVs into Non-conformal Domain Decomposition 
The cylindrical TSV structure requires a large number of mesh elements to approximate 
due to the rectangular grid in FDFD. Therefore, TSV arrays are modeled separately using 
the integral equation based solver and the response is incorporated into the non-
conformal DDM as a multiport network. The formulation for incorporating multiport a 
network into non-conformal DDM is extended from CHAPTER 6. As a result, the 
system-level response of the silicon interposer with RDL traces and TSVs can be 
obtained. The TSV-to-RDL coupling is negligible when the ratio of TSV length to TSV 
diameter is larger than 5. Therefore the coupling between TSV and RDL traces has been 
neglected in this paper. This section presents details on incorporating multiport network 




Figure 79. Incorporating multiport network into non-conformal domain 
decomposition. 
 
Figure 80. Cross-sectional view of ports in different domains. Ports representing 
current sources occupy several FDFD grids. 
For simplicity, we consider a multiport network that crosses three domains, as shown in 
Figure 80, where the ports are in domain 1 and domain 3. Therefore, the multiport 
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network can be described using the current and voltage relation according to the 









    
(71)   
where index i  represents the port index of the multiport network and 
1N , 3N represents the 
total number of ports in domain 1 and domain 3, respectively. Each port of the multiport 
network may be in different domains and occupy multiple grids in the Yee grid, as shown 
in Figure 80, where port i  is represented by a current source iI  flowing along the h- 
direction. In the Yee grid, the voltage 
kV can be written in terms of the h- component of 




   
(72)   
where ref represents the voltage reference node in the Yee grid. After substituting 







































(73)   
where Area is the cross-sectional area of the Yee cell. At each port i of the multiport 
network, the equivalent current source )( 1 Ni VVJ  must be applied to all these FDFD 
nodes from the reference node )]([ iref  to the port definition node )]([ iK  along the h- 
direction in the Yee grid in different domains, as shown in Figure 80. This can be 
described by the matrix operation expressed in Figure 81, where sysA is the overall system 
matrix after the multiport network is incorporated, 1P , 2P , 3P  is the total number of 
unknowns in domain 1, domain 2, domain 3, respectively. ])([ miref  , 
])([ niK  represents the column (row) number of the matrix where the current density 
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iJ must be stamped and 1N , 3N is the total number of ports in domain 1 and domain 3, 
respectively. 
 
Figure 81. Matrix operation for incorporating multiport network into FDFD non-
conformal domain decomposition. 
 
7.3 System Matrix Solver 
This section describes the details on applying the non-conformal domain decomposition 
method for modeling RDL traces on a silicon interposer and approaches used to solve the 
system matrix after TSVs are incorporated. 
 
Figure 82. RDL traces and TSVs in silicon interposer. 
The RDL traces and TSV transition structure is shown in Figure 82. Because of the 
feature scale difference between the metal/oxide layer and the silicon substrate, the 
interposer can be divided vertically into subdomains with different mesh grid sizes. For a 
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silicon interposer with an irregular RDL density, domains can also be divided along the 
x and y directions to reduce the total number of unknowns, as shown in Figure 83. 
 
Figure 83. Silicon interposer divided into subdomains in x , y , z direction. 
 
Figure 84. Cross-sectional view of subdomains with TSVs in the DDM. X-shaped 
dots represents ports of TSVs stamped. 
As shown in Figure 84, there are two types of subdomains after domain partitioning: 
subdomains without current density representing the ports of TSVs stamped (denoted 
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as
ii 21 / ) and subdomains with current density representing the ports of TSVs stamped 
(denoted as vivi _2_1 / ), where there will be coupling between subdomains vi _1  and 
vi _2   due to the coupling between TSVs. The coupling is induced by the unknowns in 
the nodes, where the current density has been applied. To utilize parallel computing to 
solve subdomains simultaneously, there should be no coupling between subdomains. 
Therefore, subdomains with ports of TSV array stamped are grouped into one subdomain 
for parallel computing (for example, subdomain vi _1 and subdomain vi _2 are grouped 



























































































































































(74)   
where 
ii 21 / AA and vivi _2_1 / AA is the matrix corresponding to subdomain ii 21 / or 
vivi _2_1 / .The vector MM 212111 ,, eeee  represents the field unknowns of subdomains. 
The Schur complement system [22], [23] is given by  
gSe   

























































































BBkABg . It can be seen 

















































BB  in the summation 
can be calculated simultaneously in a parallel manner. Once the Schur complement has 
been solved, equation (74) can be decoupled by solving the subdomain problem:  
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. The subdomain problems can be 












are independent of 
each other. The flow that for applying DDM and solving the system matrix in Figure 82 
can be summarized as follows. 
(1) Partitioning the silicon interposer into three domains along z  direction. 
(2) Partitioning the metal/oxide layer into subdomains according to the RDL traces 
routing densities. 
(3) Reordering the system matrix according to domains where TSVs are stamped. 












































BBBABS  and then 
obtaining the Schur complement matrix S . 
(5) Solving equation (75) for interface unknowns e . 
(6)  Solving subdomains (76) simultaneously. 
 
 102 
7.4 Numerical Examples 
7.4.1 RDL traces on silicon interposers 
The section applies the DDM method to model RDL traces on lossy silicon substrates. 
The first example with dimensions and port setup is shown in Figure 85(a). A 5 m  thick 
silicon dioxide layer (with dielectric constant 9.3r ) is on a 200 m thick silicon 
substrate (with dielectric constant 9.11r  and silicon conductivity S/m10 ). The 
length, spacing and width of the RDL traces are 2 mm , 20 m and 20 m , respectively. 
The entire structure is enclosed in a perfect electric conductor box with 
dimensions mmm  2202000400  . To apply the non-conformal domain decomposition 
method, this structure is divided into 3 domains as shown in Figure 85(b). Since the oxide 
layer is thin and the width of RDL traces is narrow, we need to use fine mesh grids for 
the oxide and metal layers and coarse mesh grids can be used for the silicon substrate. 
Therefore, each domain is discretized using different cell sizes, the cell size for domain 1, 
domain 2 and domain 3 are mmm  5010050  , mmm  5010010  and 
mmm  510010  , respectively. The S-parameters calculated using the non-conformal 
domain decomposition method are compared with the 3-D FDFD method (without DD) 
and CST Microwave Studio (MWS) [29]. As can be observed from Figure 86, the 
insertion loss and return loss data from non-conformal DD, FDFD and CST MWS show 
good correlation over a bandwidth of 20GHz.  The total unknowns, computational time 
and memory consumption are reduced by 8 , 4and 3  using non-conformal DD 
compared to FDFD, as shown in Table 5.  All simulations were performed on a computer 






Figure 85. RDL transmission line pair, (a) Geometry, (b) Non-conformal DD. 




























































Figure 86. S-parameters of RDL transmission line pair, (a) Insertion loss, (b) Return 
Loss. 
Table 5 Comparison of non-conformal DD and FDFD 
Example Total unknowns / CPU time per freq. (sec) / memory (GB) 
Non-conformal DD FDFD 
Case A: 13,080/~11s/1.4GB 108,000/~40s/5GB 
Case B: 19,800/~18s/2GB 162,000/~49s/7GB 
 
In the second example, multiple RDL transmission lines with port dimensions and port 
definition, as shown in Figure 87(a), is simulated. A 5 m  thick silicon dioxide layer 
(with dielectric constant 9.3r ) is on a 200 m thick silicon substrate (with dielectric 
constant 9.11r  and silicon conductivity S/m10 ). The length and width of the RDL 
traces are 2 mmand 20 m , respectively. The entire structure is enclosed in a perfect 
electric conductor box with dimensions mmm  2202000600  . Similar to the first 
example, this structure is divided into 3 domains as shown in Figure 87(b). Each domain 
is discretized using different cell sizes. The cell sizes for domain 1, domain 2 and domain 
3 are mmm  5010060  , mmm  5010010  and mmm  510010  , respectively. 
The S-parameters calculated using the non-conformal domain decomposition method are 
compared with the 3-D FDFD method (without DD) and CST MWS. As can be observed 
from Figure 88, the coupling and insertion loss data from non-conformal DD, FDFD and 
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CST MWS show good correlation over a bandwidth of 20GHz. The total unknowns, 
computational time and memory consumption is reduced by 8 , 3and 3  using non-





Figure 87. Multiple RDL traces, (a) Geometry (b) Non-conformal DD 































































Figure 88. S-parameters of multiple RDL traces, (a) Geometry, (b) Non-conformal 
DD. 
 
7.4.2 RDL Traces Connected to TSVs in Silicon Interposer 
This section applies the proposed method to model several RDL-TSV-RDL transition 
structures in silicon interposer. 
The first example with dimensions is shown in Figure 89. Two 5um thick silicon dioxide 
layers (with dielectric constant 4r ) are on both sides of a 200um thick silicon 
substrate (with dielectric constant 9.11r  and silicon conductivity S/m10 ). The 
length and width of the RDL trace is 2.3mm and 20um respectively. The length, radius 
and oxide liner thickness of the TSV is fixed at 200um, 15um and 1um respectively. This 
structure is divided vertically into three domains in the z direction as shown in Figure 
89(b).  Since the coupling between domains is captured using Lagrange multipliers, each 
domain can be meshed independently.  The cell sizes used to discretize each domain 
are umumum 55010  , umumum 4010050   and umumum 55010  , respectively. 
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(a)                                                   (b) 
Figure 89. RDL-TSV-RDL transition structure, (a) Geometry, (b) Cross-sectional 
view of non-conformal DDM. 
The S-parameters calculated using the non-conformal domain decomposition method are 
compared with CST Microwave Studio (MWS). As can be seen from Figure 90, the 
insertion loss and return loss data for this transition structure from the proposed modeling 
approach and CST Microwave Studio shows good correlation over a bandwidth of 
20GHz.  

























































Figure 90. S-parameters of RDL-TSV-RDL transition structure, (a) return loss, (b) 
insertion loss. 
In the second example, multiple RDL traces and TSV arrays are considered. The five 
RDL-TSV-RDL transition structure with dimensions is shown in Figure 91(a). The 
length, width and spacing of the multiple RDL traces are 1.2mm, 20um and 20um 
respectively. The length, radius, pitch and oxide thickness of the 15  TSV arrays are 
200um, 10um, 40um and 1um respectively. Due to the scale difference between the 
metal/oxide layer and silicon substrate, this structure is divided vertically into three 
domains in the z direction as shown Figure 91(b). Since RDL traces are straight lines, 
the metal/oxide layer is not divided in the x and y directions. Therefore, two 
interfaces are needed to capture the coupling between the metal/oxide layer and silicon 
substrate. In this example, the basis functions for the Lagrange multipliers for 
metal/oxide-silicon substrate interface are selected from the silicon substrate side.  The 
cell sizes used to discretize each domain are umumum 55010  , umumum 405050  and 
umumum 55010  , respectively. The total number of unknowns using DDM is 74.9K. 
Compared with the FDFD method without using DDM which requires 299K unknowns, 
the number of unknowns is greatly reduced due to the non-conformal domain 
decomposition approach used. The computational time and memory consumption using 
DDM are compared with FDFD and CST simulation as shown in Table 6. All the 
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simulations were performed on a computer with two Intel 2.4 GHz 12-core processors 
with 48GB memory. 
Table 6. Comparison of the proposed method, direct solver and CST. 
Example CPU time per freq. (sec.) / memory (GB) 
 Conformal FDFD CST Proposed method 
Case 2 ~500s/20GB ~610s/6GB ~230s/3GB 
Case 3 N/A N/A ~700s/11GB 
 
  
(a)                                                   (b) 
Figure 91. Five RDL-TSV-RDL transition structure, (a) Geometry, (b) Cross-
sectional view of non-conformal DDM. 
The coupling between RDL-TSV-1 RDL-TSV-3 and RDL-TSV-3 are compared with 
CST simulations and show good correlation up to 20GHz as illustrated in Figure 92(a). 
The correlation indicates that the proposed method captures all the coupling effects of the 
TSV arrays and multiple RDL traces. The insertion loss illustrated in Figure 92(b) shows 
good correlation with CST simulations up to 20 GHz. It can be seen that the RDL-TSV-
RDL transition in the middle (S38) shows larger insertion loss compared to the RDL-






Figure 92. S-parameters of five RDL-TSV-RDL transition structure. (a) Coupling 
S12, S13, (b) Insertion loss S16 and S38. 
This example considers a large silicon interposer with multiple long RDL traces with 
different routing densities. The silicon interposer with RDL and TSVs with dimensions is 
shown in Figure 93(a). There are four TSV arrays in this example. For the TSV arrays, 
the length, radius, pitch and oxide thickness of the TSV array are 200um, 10um, 40um 
and 1um respectively.  This structure is first divided vertically into three domains along 
the z direction. Since there are different routing densities of RDL traces, the metal layer 
is also divided along the x and y directions as shown in Figure 93(b). This results in a 
total number of 19 subdomains. Each subdomain can be meshed independently according 
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to the feature scale in each subdomain. Therefore, the required total meshed cells and 
unknowns are reduced dramatically as compared with conventional FDFD. For the initial 
mesh without domain decomposition, the FDFD required ~10 million unknowns and 
could not be solved due to memory limits. However, using the DDM, it required only 
128K unknowns. The computational time and memory consumption using DDM are 





Figure 93. RDL traces with different routing density and multiple TSV arrays, (a) 
Geometry, (b) Non-conformal domain decomposition. 
  The insertion loss and coupling of this structure obtained from the proposed approach 
are shown in Figure 94. The insertion loss is very high since long lines are directly over 
silicon. CST was unable to simulate this structure due to memory limitations. 
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Figure 94. S-paramters of RDL traces with different routing densities and multiple 
TSV arrays, (a) Coupling between RDL-1, RDL-2, RDL-3 and RDL-4, (b) coupling 
between RDL-5, RDL-6, and RDL-7, (c) insertion loss. 
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7.5 Summary 
This chapter presents the formulation of the 3-D FDFD based non-conformal domain 
decomposition method and is utilized to model the RDL traces with different routing 
densities on silicon interposers. TSV arrays were modeled using an efficient integral 
equation based solver without meshing and later incorporated into the domain 
decomposition method. By using the non-conformal domain decomposition method, a 
complex system can be divided into several subdomains and each subdomain can be 
meshed independently, therefore, system unknowns can be greatly reduced.  The total 
unknowns using non-conformal domain decomposition is reduced 4  in case 1 and case 
2 due to the feature scale difference between RDL layer and silicon substrate compared to 
conformal FDFD method. Since RDL traces have different routing densities in case 3, the 
domains can be divided according to the RDL trace routing densities to further reduce the 
total unknowns. The total unknowns reduced will depend on the routing of RDL traces 
compared to the conformal FDFD method (In case 3, the total unknowns reduced ~40 ).  
The efficiency and advantages using the proposed method were demonstrated by 
















While the work in this dissertation focuses on modeling and simulation of silicon 
interposers for 3-D systems, it provides scope for future work in several aspects described 
as follows:   
8.1 TSV-to-Wire Coupling   
In the proposed modeling method for interconnections in silicon interposers, the 
responses of TSVs are stamped into the system matrix of RDL traces. The coupling 
between TSVs and RDL traces are not considered in the proposed modeling method. 
However, the TSV-to-wire coupling may not be negligible when TSVs and RDLs fall 
within certain dimensions (the ratio of TSV length and TSV diameter is less than 5 [60]). 
Therefore, TSV-to-wire capacitance may need to be considered for accurate modeling of 
the interconnections in a silicon interposer.  Figure 95 shows the interconnections in a 
silicon interposer and TSV-to-wire capacitance. 
 
Figure 95. TSV-to-wire coupling. 
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8.2 Non-conformal Domain Decomposition with Model Order 
Reduction   
The 3-D FDFD non-conformal domain decomposition method has been proposed in this 
dissertation. The non-conformal domain decomposition method allows modeling each 
domain independently with non-matching grids at the interfaces. This non-conformal 
domain decomposition method can be combined with model order reduction (MOR) 
techniques. MOR method can be applied to an individual domain, therefore, a low-
dimensional reduced order model for each domain can be obtained. MOR can reduce the 
computational complexity of each domain and accelerate simulation time. By combining 
DDM with MOR, the total number of system unknowns can be reduced further. Figure 96 
illustrates the basic idea for system level modeling using DDM and MOR [72].  
 









As the transistor scaling reaches its limits, 3-D integration is becoming a promising 
technology to continue Moore’s law in the future. To enable better and faster design of 3-
D systems, efficient and accurate modeling tools are needed. New challenges arise for the 
computer-aided design and modeling of 3-D integrated systems. As described in Chapter 
1 and Chapter 2, the challenges come from several aspects. (1) Multi-scale dimension 
structures in 3-D systems such as TSVs, (2) Interconnections embedded in a 
semiconducting medium which is lossy and introduces loss, coupling and distortion, (3) 
High density TSVs and RDL traces in silicon interposers causing enhanced coupling, and 
(4) Responses of the PDN become more complicated when a large number of TSVs are 
included. To address these challenges, several analysis and modeling approaches are 
developed in Chapter 3-7.    
9.1 Contributions 
  The contributions of this thesis are summarized as follows: 
Major Contributions: 
9.1.1 Modeling and analysis of simultaneous switching noise in silicon and glass 
interposers 
An efficient approach for modeling the power delivery network with through-silicon vias 
(TSVs) for 3-D systems is proposed. In the proposed method, power and ground planes 
are modeled using the multi-layered finite-difference method (M-FDM). TSVs are 
modeled separately using an integral equation based solver and later incorporated into M-
FDM. Using the proposed method, the power/signal integrity of a PDN with 
TSVs/through-glass vias (TGVs) in a lossy silicon interposer and a low loss glass 
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interposer is investigated and compared. P/G plane resonances are suppressed in silicon 
interposers and the benefits of using a silicon interposer is illustrated.  
9.1.2 FDFD modeling of signal paths with TSVs in silicon interposers 
An approach for modeling signal paths with TSVs based on the FDFD method is 
proposed. The proposed method utilizes the 3-D finite-difference frequency-domain 
(FDFD) method to model the redistribution layer (RDL) transmission lines to capture the 
parasitic effects of multiple transmission lines on a lossy silicon interposer. TSVs are 
modeled using an integral equation based solver which uses cylindrical modal basis 
functions. A new formulation for incorporating a multiport network in the 3-D FDFD 
formulation is presented to include the parasitic effects of TSV arrays into the system 
matrix.  The overall matrix is divided into several subdomains and solved by a divide-
and-conquer approach in a parallel manner. The accuracy and efficiency of the proposed 
method is validated by comparing with 3-D full-wave simulations.  
9.1.3 3-D FDFD non-conformal domain decomposition  
The 3-D finite-difference frequency-domain (FDFD) non-conformal domain 
decomposition method is proposed. The proposed method allows modeling individual 
domains independently using the FDFD method with non-matching meshing grids at 
interfaces. Field continuity at interfaces between domains is enforced by introducing 
Lagrange multipliers and vector basis functions at the interfaces. This domain 
decomposition method has been applied to model RDL traces on silicon interposers. The 
formulation for incorporating a multiport network into the FDFD non-conformal domain 
decomposition is derived to include the parasitic effects of TSV arrays in the system 
matrix. The accuracy and efficiency of the proposed method has been validated by 




9.1.4 Coupling analysis of through-silicon via arrays 
The coupling effects between TSVs in large TSV array structures are presented. The 
coupling between TSVs in low resistivity and high resistivity silicon substrates are 
compared. It concludes that the slow wave mode exists in TSV structures, which induces 
the long tail of the coupled waveforms. This long tail has a detrimental effect on the 
signal integrity of the silicon interposer. It also concludes that coupling for low resistivity 
substrates induces variability in signal integrity across the silicon interposer which can be 
a major problem. 
9.1.5 Electromagnetic modeling of non-uniform TSVs  
A hybrid approach for electromagnetic modeling of non-uniform TSV structures is 
proposed. For non-uniform TSV structures, TSVs are divided vertically into conical and 
cylindrical sections. The modeling of conical TSVs is presented based on using conical 
modal basis functions. By using the conical TSV modeling method combined with 
cylindrical TSV modeling method, complex TSV structures can be modeled efficiently. 
The accuracy of this hybrid method is validated by comparison with 3-D full-wave 
simulations. 
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